
Enable job alerts via email!
Generate a tailored resume in minutes
Land an interview and earn more. Learn more
A recruitment agency in Singapore is seeking an engineer with expertise in using Synopsys/Cadence tools for design synthesis and Static Timing Analysis. The ideal candidate will hold a degree in Electrical/Electronic Engineering and possess strong TCL scripting skills. Responsibilities include creating timing constraints, performing STA, and collaborating with design teams. Candidates should be team players with good communication skills. This role offers the chance to work on challenging designs in a dynamic environment.