Package Pathfinding Architect, MTS

MICRON SEMICONDUCTOR ASIA OPERATIONS PTE LTD

Singapore

On-site

SGD 180,000 - 240,000

Full time

4 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Micron Technology, Inc. is seeking a senior Package Pathfinding Architect to guide next‑generation memory packaging architectures from datacenter to edge‑AI.

Lead cross‑stack optimization across silicon, package, board, and system with a focus on speed, bandwidth, and power efficiency. You will partner with customers and internal teams to shape long‑term packaging roadmaps and influence industry standards, while leveraging AI-driven EDA tools to improve design cycles and substrate material

Qualifications

  • Master’s degree in EE/CE/CS or related field with relevant industry experience.
  • At least 5 years of experience in package design, electrical simulations and tools like Ansys, Siemens and Cadence.
  • Deep understanding of memory timing, signaling, power, package process technology.
  • Experience applying AI or LLMs for engineering efficiency.

Responsibilities

  • Define next-generation package pathfinding and system architectures optimizing for speed performance, system bandwidth, power, capacity, thermal, mechanical and electrical performance.
  • Lead cross-stack co-optimization across silicon, package, board, and system with package centric solutions approach.
  • Drive long-term memory technology packaging strategy and influence industry standards.
  • Work closely with silicon, and system design teams and customers for next generation and long term disruptive solutions to boost speed performance for edge-AI and datacenter memory products.
  • Serve as a technical interface to internal partners, customers, BUs, senior leaders.
  • Develop AI based EDA and internal automation tool sets for enhancing design cycle efficiency.
  • Develop measurement automation for incoming substrate materials.

Skills

Memory timing analysis
Memory package design
Signal and power integrity
Data analysis tools (Python, MATLAB, J

Education

Master’s degree in EE/CE/CS or related field
PhD in a related technical field

Tools

Cadence
Siemens
Ansys

Job description

Our vision is to transform how the world uses information to enrich life for all.

Join an inclusive team passionate about one thing: using their expertise in the relentless pursuit of innovation for customers and partners. The solutions we build help make everything from virtual reality experiences to breakthroughs in neural networks possible. We do it all while committing to integrity, sustainability, and giving back to our communities. Because doing so can fuel the very innovation we are pursuing.


Package Pathfinding Architect


We are the team defining the future of packaging of complex memory systems! Our Package pathfinding and Architecture organization sits at the intersection of silicon, packaging, systems, and customer needs—turning complex scaling challenges into technologies that power next‑generation platforms, through cutting edge packaging technologies. If you enjoy working on problems with real industry impact, look no further.


This is a technical pathfinding role driving forward-looking packaging technology for next generation memory systems from datacenter to edge-AI. You will leverage understanding of end‑to‑end memory system architectures, to guide long‑term package technology direction, and partner with customers, to build innovative ideas into scalable products. You will interface between package process technology, materials, electrical, thermo‑mechanical and system performance areas to guide the package strategic roadmaps for Micron.


Main Responsibilities:


  • Define next‑generation package pathfinding and system architectures optimizing for speed performance, system bandwidth, power, capacity, thermal, mechanical and electrical performance.

  • Lead cross‑stack co‑optimization across silicon, package, board, and system with package centric solutions approach

  • Drive long‑term memory technology packaging strategy and influence industry standards

  • Work closely with silicon, and system design teams and customers for next generation and long term disruptive solutions to boost speed performance for edge‑AI and datacenter memory products

  • Serve as a technical interface to internal partners, customers, BUs, senior leaders.


AI Responsibilities:


  • Develop AI based EDA and internal automation tool sets for enhancing design cycle efficiency.

  • Develop measurement automation for incoming substrate materials


Candidate Profile or Job Requirements/Qualification/Selection Criteria:

Details on what is required of the successful candidate.


Minimum Qualifications:


  • Master’s degree or equivalent degree and industry experience in EE, CE, CS, or related field

  • At least 5 years of relevant industry experience in package design, electrical simulations and tools like Ansys, Siemens and Cadence

  • Extensive hands‑on experience in memory systems package design, signaling, IO design, PDN design

  • Deep understanding of memory timing, signaling, power, package process technology

  • working knowledge of EDA tools for design, analysis and simulation of electronic packaging, including but not limited to Cadence, Siemens and Ansys tools

  • Experience applying AI or LLMs for engineering efficiency


Preferred Qualifications:


  • PhD in a related technical field

  • Recognized technical leadership across multiple products

  • Experience in Signal and Power integrity analysis and mechanical and reliability analysis, thermal analysis

  • Expertise in memory systems architecture


Must Have Technical Skills, if any


  • Strong understanding of memory timing and analysis

  • Experience with Memory package and memory die level specs

  • Familiarity with signal and power integrity concepts and tool.

  • Proficiency in data analysis tools such as JMP, Python, or MATLAB.


Must Have Soft Skills, if any


  • Strong analytical and problem‑solving skills with a data‑driven mindset.

  • Effective communication skills for cross‑functional collaboration with engineering, operations, and quality teams.

  • Detail‑oriented with a commitment to quality and continuous improvement.


About Micron Technology, Inc.

We are an industry leader in innovative memory and storage solutions transforming how the world uses information to enrich lifefor all. With a relentless focus on our customers, technology leadership, and manufacturing and operational excellence, Micron delivers a rich portfolio of high‑performance DRAM, NAND, and NOR memory and storage products through our Micron® and Crucial® brands. Every day, the innovations that our people create fuel the data economy, enabling advances in artificial intelligence and 5G applications that unleash opportunities — from the data center to the intelligent edge and across the client and mobile user experience.


To learn more, please visit micron.com/careers


All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status.


To request assistance with the application process and/or for reasonable accommodations,please contact @micron.com


Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.


Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Package Pathfinding Architect, MTS
Package Pathfinding Architect, MTS

1100 Micron SemiAsiaOP Pte Ltd • Singapore

On-site
SGD 180,000 - 320,000
Package Pathfinding Architect, MTS
Package Pathfinding Architect, MTS

Micron • Singapore

On-site
SGD 150,000 - 210,000
Package Pathfinding Architect, MTS Singapore, Singapore Posted a day ago
Package Pathfinding Architect, MTS Singapore, Singapore Posted a day ago

Micron Technology, Inc • Singapore

On-site
SGD 150,000 - 230,000
Senior Manager, Package PE, Product and System Engineering (High Bandwidth Memory)
Senior Manager, Package PE, Product and System Engineering (High Bandwidth Memory)

Micron • Singapore

On-site
SGD 180,000 - 240,000
Principal/Staff Advanced Packaging Development Process Engineer
Principal/Staff Advanced Packaging Development Process Engineer

Micron Technology • Singapore

On-site
SGD 115,000 - 192,000
Principal/Staff Engineer Engineer, APTD CEM - Advanced Packaging Die Level Technology Engineering
Principal/Staff Engineer Engineer, APTD CEM - Advanced Packaging Die Level Technology Engineering

Micron • Singapore

On-site
SGD 120,000 - 180,000
Principal/Staff, APTD - Advanced Packaging Wafer Level Technology Process Engineer
Principal/Staff, APTD - Advanced Packaging Wafer Level Technology Process Engineer

Micron Technology • Singapore

On-site
SGD 180,000 - 240,000
Principal/Staff, APTD - Advanced Packaging Wafer Level Technology Process Engineer
Principal/Staff, APTD - Advanced Packaging Wafer Level Technology Process Engineer

Micron • Singapore

On-site
SGD 120,000 - 180,000
Package Silicon Technology Node Development MTS
Package Silicon Technology Node Development MTS

1100 Micron SemiAsiaOP Pte Ltd • Singapore

On-site
SGD 150,000 - 220,000
Package Silicon Technology Node Development MTS
Package Silicon Technology Node Development MTS

Micron • Singapore

On-site
SGD 120,000 - 180,000