Senior Verification Engineer

Social network you want to login/join with:

Senior Verification Engineer

Location: Zurich, Switzerland (Hybrid)

Are you an experienced Senior Verification Engineer looking for a new opportunity in the field of wireless communication?This is an excellent opportunity for a motivated professional to take the next step in their career on the technical ladder, contributing to innovation, problem-solving, and thought leadership.

Key Responsibilities:

• Debug complex signal processing IPs, including Bluetooth and WiFi.
• Work on wireless communication systems and digital signal processing.
• Develop verification environments using SystemVerilog and UVM methodologies.
• Utilise EDA tools and scripting languages to enhance verification processes.
• Collaborate with cross-functional teams to ensure high-quality verification standards.

Requirements:

• Key experience in IP verification.
• Strong expertise in debugging complex signal processing IPs.
• Background in wireless communication and digital signal processing.
• Proficiency in SystemVerilog andUVM.
• Strong programming skills in object-oriented and scripting languages.

If you are a Senior Verification Engineer passionate about cutting-edge verification methodologies and new IP development, apply today or contact Lucy Edmondson at IC Resources.