PD Partition Lead (Physical Design, Semiconductors)

Capgemini Engineering

Kraków

Hybride

PLN 250 000 - 420 000

Plein temps

Il y a 7 jours
Soyez parmi les premiers à postuler

Une candidature complète en une minute

Un CV et une lettre de motivation personnalisés, prêts à envoyer.

Passez les filtres ATS

Avantages offerts par ce poste

Health insurance (Medicover)
Private life insurance
Sports card
Capgemini Helpline wellbeing support
Extensive training on NEXT platform

Résumé du poste

Capgemini Engineering in Kraków is seeking a Physical Design Lead (Partitioning) to drive advanced node design efforts. You will lead floorplanning, partitioning, power distribution, and clock tree planning, ensuring timing closure and sign-off. The role also involves developing scripts and mentoring junior engineers.

You will join a hybrid-capable team in Poland, collaborating across global engineering programs, with opportunities to influence tape-out readiness and ECO execution.

Qualifications

  • Experience in Physical Design at chip or block level, including 10nm and below.
  • Expertise in timing analysis and sign-off, including SI/noise considerations.
  • Strong scripting skills in Perl/TCL/Python and Makefile for automation.

Responsabilités

  • Responsible for all aspects of Physical Design in full chip or block level in advanced nodes.
  • Deep Floorplanning, partitioning/budgeting, power mesh distribution, clock tree planning and analysis.
  • Timing analysis closure through sign-off including SI/noise, ECO tasks.
  • Validation/qualification tasks: Formal Verification, EM/IR, DRC, LVS, Antenna, ERC analysis and fixes.
  • Support low-power solution development and implementation.
  • Develop/enhance timing-related scripts for clock skew and path analysis.
  • Lead or mentor other PD Engineers as needed.

Connaissances

Physical Design
Partitioning
Floorplanning
Place & Route
Timing Closure
Scripting (Perl/TCL/Python)
Em/Ir/DRC/LVS/ERC analysis
Tape-out Sign-off
Team Leadership

Outils

Makefile

Description du poste

At Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, scientists, and architects to help the world’s most innovative companies unleash their potential. From autonomous cars to life-saving robots, our digital and software technology experts think outside the box as they provide unique R&D and engineering services across all industries. Join us for a career full of opportunities. Where you can make a difference. Where no two days are the same.

Your role

Are you in search for a new challenge? We are looking for Physical Design expert with experience in partitioning who dreams about becoming a Lead or Tech Lead for new, exciting projects! Take the opportunity and join us as a PD Partitioning Lead!

Your tasks
  • Responsible for all aspects of Physical Design in full chip or block level in extremely advanced technologies nodes (10nm and below);
  • In deep Floorplanning, partitioning/budgeting, power mesh distribution, clock tree planning and analysis, Scan re-ordering, placement, CTS, place and route;
  • Cover all relevant activities related to timing analysis (closure through sign-off including SI/noise) ECO tasks (both functional and timing);
  • In charge with all validation/qualification tasks: Formal Verification, EM/IR, DRC, LVS, Antenna, ERC analysis and fixes;
  • Be part of the overall Low Power solution development and implementation;
  • Develop/enhance timing related scripts for clock skew analysis, critical path analysis, various IO interfaces, constraints partitioning/budgeting (from top-level to block level);
  • Complete multiple design cycles of high complexity with little supervision.
  • Possibility to lead other PD Engineers.
Your profile
  • Good knowledge of synthesis flow, insertDFT scan/coverage and optimization;
  • Excellent floorplan, power plan, CTS, place, route, and timing closure skills;
  • Proficiency using Perl/TCL/Python scripting and Makefile;
  • Expertise in timing STA/PTSI – signal integrity closure, ECO generation/implementation skill;
  • Excellent EM/IR, DRC, LVS, ERC analysis and fixing skills;
  • Experience with sign-off tape-out closure work;
  • Partitioning experience is a plus;
  • Experience in leading/tech leading small teams will be a plus.
What You'll Love About Working Here
  • Well-being culture: medical care with Medicover, private life insurance, and sports card. But we went one step further by creating our own Capgemini Helpline offering therapeutical support if needed and the educational podcast 'Let's talk about wellbeing' which you can listen to on Spotify.
  • Access to over 70 training tracks with certification opportunities (e.g., GenAI, Architects, Google) on our NEXT platform. Dive into a world of knowledge with free access to Education First languages platform, TED Talks and Udemy Business materials and trainings.
  • Continuous feedback and ongoing performance discussions thanks to our performance management tool GetSuccess supported by a transparent performance management policy.
  • Enjoy hybrid working model that fits your life - after completing onboarding, connect work from a modern office with ergonomic work from home, thanks to home office package (including laptop, monitor, and chair). Ask your recruiter about the details.
Get to know us

Capgemini is committed to diversity and inclusion, ensuring fairness in all employment practices. We evaluate individuals based on qualifications and performance, not personal characteristics, striving to create a workplace where everyone can succeed and feel valued.

Do you want to get to know us better? Check our Instagram — @capgeminipl or visit our Facebook profile — Capgemini Polska. You can also find us on YouTube.

About Capgemini

Capgemini is the business transformation partner for enterprises in the age of AI. We help organizations imagine and build an intelligent, sustainable future, combining AI, technology and human ingenuity to transform how they operate, innovate and grow. With unique end-to-end capabilities spanning strategy, technology, engineering and intelligent operations, we bring together deep industry expertise and market-leading capabilities in AI, cloud and data to turn ambition into measurable business outcomes at scale. Supported by a robust ecosystem of partners and nearly 60 years of expertise, Capgemini is a responsible and diverse global organization of over 410,000 team members in more than 50 countries. The Group reported 2025 revenues of €22.5 billion.

Make it real | www.capgemini.com

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

PD Partition Lead (Physical Design, Semiconductors)
PD Partition Lead (Physical Design, Semiconductors)

Capgemini Engineering • Lublin

Hybride
PLN 260 000 - 380 000
Medical care (Medicover)
Private life insurance
Sports card
+1
PD Partition Lead (Physical Design, Semiconductors)
PD Partition Lead (Physical Design, Semiconductors)

Capgemini Engineering • Województwo pomorskie

Hybride
PLN 360 000 - 600 000
Hybrid work model
Medical care with Medicover
Private life insurance
+1
PD Partition Lead (Physical Design, Semiconductors)
PD Partition Lead (Physical Design, Semiconductors)

Capgemini Engineering • Katowice

Hybride
PLN 350 000 - 600 000
Hybrid work model
Well-being programs
Extensive training resources
PD Partition Lead (Physical Design, Semiconductors)
PD Partition Lead (Physical Design, Semiconductors)

Capgemini Engineering • Województwo opolskie

Hybride
PLN 180 000 - 300 000
Medicover medical care
Private life insurance
Sports card
+2
DFT Lead (Semiconductors)
DFT Lead (Semiconductors)

Capgemini Engineering • Województwo mazowieckie

Hybride
PLN 180 000 - 300 000
Well-being benefits
Hybrid working model
Training & certifications
+1
Senior RTL Developer (Semiconductors)
Senior RTL Developer (Semiconductors)

Capgemini Engineering • Województwo mazowieckie

Hybride
PLN 180 000 - 320 000
Medical care (Medicover)
Private life insurance
Sports card
Senior RTL Developer (Semiconductors)
Senior RTL Developer (Semiconductors)

Capgemini Engineering • Poznań

Hybride
PLN 180 000 - 240 000
Medical care
Private life insurance
Wellbeing program
+1
Senior RTL Developer (Semiconductors)
Senior RTL Developer (Semiconductors)

Capgemini Engineering • Lublin

Hybride
PLN 180 000 - 280 000
DFT Lead (Semiconductors)
DFT Lead (Semiconductors)

Capgemini Engineering • Poznań

Hybride
PLN 180 000 - 260 000
Medicover health care
Private life insurance
Sports card
+2
DFT Lead (Semiconductors)
DFT Lead (Semiconductors)

Capgemini Engineering • Województwo pomorskie

Hybride
PLN 180 000 - 280 000
Medicover care
Private life insurance
Sports card
+5
Lieux principaux