Product Development Engineer (SIPI and IO Characterization)
Career Wise
Penang
On-site
MYR 80,000 - 100,000
Full time
14 days+
A complete application in a minute
Tailored resume and cover letter, ready to send.
Get past ATS filters
Job summary
A leading technology firm in Malaysia is looking for a skilled Product Development Engineer with expertise in signal/power integrity validation and I/O characterization. The ideal candidate will have a BS in a relevant field, along with over 5 years of experience. Proficiency in operating laboratory equipment and strong data analysis skills are essential. This role involves troubleshooting, generating automation scripts, and facilitating communication across teams globally.
Qualifications
5 or more years of experience in product development engineering.
Experience on I/O characterization (Analog and Mixed Signal).
Knowledge of various IOs standards (LPDDR, DDR, LVDS, MIPI, LVCMOS).
Responsibilities
Take responsibility for signal/power integrity validation.
Demonstrate proficiency in troubleshooting with lab equipment.
Generate automation scripts for efficiency improvements.
Product Development Engineer (SIPI and IO Characterization)
Job Openings Product Development Engineer (SIPI and IO Characterization)
About the job Product Development Engineer (SIPI and IO Characterization)
KEY RESPONSIBILITIES:
Takes responsibility for signal/power integrity validation and I/O block characterization tasks for new AECG products.
Demonstrates fluency in the application of different analog and mixed signal characterization test methodologies with minimal guidance.
Demonstrates proficiency in operating instruments such as signal generators, function generators, high-end oscilloscopes, etc., and carrying out bench data acquisition tasks.
Demonstrates proficiency in reading PCB schematics and troubleshooting problems using lab equipment, including JTAG tools, multimeters, oscilloscopes, etc.
Builds basic statistical analysis skills and generate trends for the analysis of device feature performance over process windows and correlation with simulation.
Takes responsibility for isolating the issue to a specific area such as test gap, SW bug, silicon bug, or process deviation using ATE and/or bench setup.
Generates automation scripts where applicable for efficiency improvements.
PREFERRED EXPERIENCE:
Experience on I/O characterization (Analog and Mixed Signal), and knowledge on various IOs standards (LPDDR, DDR, LVDS, MIPI, LVCMOS)
Strong data analysis skill as well as proficiency on data analysis tool e.g. JMP, Microsoft tools.
Strong communication skills, including data presentation and works well in a group environment that spans across continents.
Experience in Linux environment and writing/using scripting languages such as Python, Perl, C/C++, Tcl, etc.
Experience with Bench equipments e.g. Oscilloscope, Signal Generator, Power supply etc
ATE test program knowledge, preferably Advantest and Verigy is a plus
Fluency in VLSI (Verilog/VHLD), RTL knowledge for content creation & debug, including logic and state machine implementation, and Vivado Software knowledge is a plus
ACADEMIC CREDENTIALS:
BS in EE, CS, ECE or related field; MS preferred. 5 or more years of experience