Technical Manager - Physical Design

Quest Global

Ahmedabad District

On-site

INR 3,000,000 - 6,500,000

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

401(k)
401(k) matching
Dental insurance
Health insurance
Life insurance
Paid time off
Referral program
Vision insurance
Short/Long Term Disability

Job summary

Quest Global in India is seeking a seasoned ASIC/SoC Physical Design engineer to drive floorplanning, Place & Route, CTS and timing closure. You will optimize PPA, resolve timing, congestion and power challenges, and develop timing constraints while performing STA checks.

Collaborating with cross-functional teams, you will validate signoff checks (LEC, VCLP, EMIR) and contribute to tapeout milestones, with experience in Cadence Innovus or Synopsys Fusion Compiler, and a background in advanced

Qualifications

  • Strong experience in ASIC/SoC Physical Design.
  • Expertise in PnR, CTS, STA and PPA optimization.
  • Hands-on with LEC, VCLP, EMIR.
  • Cadence Innovus experience mandatory.
  • Synopsys Fusion Compiler acceptable.
  • Strong debugging and communication skills.

Responsibilities

  • Drive physical design activities including floorplanning, PnR, CTS, and timing closure.
  • Perform PPA optimization and resolve timing, congestion, and power challenges.
  • Develop and validate timing constraints and perform STA.
  • Execute and debug LEC, VCLP, and EMIR signoff checks.
  • Collaborate with cross-functional teams to meet tapeout milestones.

Skills

ASIC/SoC PD
PnR/CTS/STA
PPA optimization
LEC/VCLP/EMIR
Cadence Innovus
Synopsys Fusion Compiler
Debugging/communication

Tools

Cadence Innovus
Synopsys Fusion Compiler

Job description

Job Requirements

Quest Global delivers world-class end-to-end engineering solutions by leveraging our deep industry knowledge and digital expertise. By bringing together technologies and industries, alongside the contributions of diverse individuals and their areas of expertise, we are able to solve problems better, faster. This multi-dimensional approach enables us to solve the most critical and large-scale challenges across the aerospace & defense, automotive, energy, hi-tech, healthcare, medical devices, rail and semiconductor industries.

Job Requirements

Quest Global delivers world-class end-to-end engineering solutions by leveraging our deep industry knowledge and digital expertise. By bringing together technologies and industries, alongside the contributions of diverse individuals and their areas of expertise, we are able to solve problems better, faster. This multi-dimensional approach enables us to solve the most critical and large-scale challenges across the aerospace & defense, automotive, energy, hi-tech, healthcare, medical devices, rail and semiconductor industries. We are looking for humble geniuses, who believe that engineering has the potential to make the impossible possible; innovators, who are not only inspired by technology and innovation, but also perpetually driven to design, develop, and test as a trusted partner for Fortune 500 customers. As a team of remarkably diverse engineers, we recognize that what we are really engineering is a brighter future for us all. If you want to contribute to meaningful work and be part of an organization that truly believes when you win, we all win, and when you fail, we all learn, then we’re eager to hear from you. The achievers and courageous challenge-crushers we seek, have the following characteristics and skills:

What You Will Do
  • Key Responsibilities:
  • Drive physical design activities including floorplanning, Place & Route (PnR), Clock Tree Synthesis (CTS), and timing closure.
  • Perform PPA optimization and resolve timing, congestion, and power-related challenges.
  • Develop and validate timing constraints and perform Static Timing Analysis (STA).
  • Execute and debug LEC, VCLP, and EMIR signoff checks.
  • Collaborate with cross-functional teams to achieve design and tapeout milestones.
Required Skills
  • Strong experience in ASIC/SoC Physical Design and implementation.
  • Expertise in PnR, CTS, STA, timing convergence, timing constraints, and PPA optimization.
  • Hands-on experience with LEC, VCLP, and EMIR analysis.
  • Cadence Innovus experience is mandatory.
  • Experience with Synopsys Fusion Compiler is also acceptable.
  • Strong debugging, problem-solving, and communication skills.
Preferred
  • Experience with advanced technology nodes (7nm and below).
  • Scripting knowledge in Tcl, Perl, or Python.
What You Will Bring

Pay Range: (Enter Low to maximum high amount). If this is posted in multiple locations enter low salary/hourly rate of lower cost of living location to highest range of higher cost of living location.

Compensation decisions are made based on factors including experience, skills, education, and other job-related factors, in accordance with our internal pay structure. We also offer a comprehensive benefits package, including health insurance, paid time off, and retirement plan.

Work Requirements

Option 1 (Hybrid): We offer flexible work options, including hybrid arrangements, to support the need of the role and align with company policies. This position is located in CITY/STATE and is considered hybrid with 3 days required on-site.

  • You must be able to commute to and from the location with your own transportation arrangements to meet the required working hours.
  • Shop floor environment, which may include but not limited to extensive walking, and ability to lift up to 40 lbs.

Option 2 (Onsite): This role is considered an on-site position located in City/Town Name, State

  • You must be able to commute to and from the location with your own transportation arrangements to meet the required working hours.
  • Shop floor environment, which may include but not limited to extensive walking, and ability to lift up to 40 lbs.

Option 3 (Remote): This position is classified as Remote within the United States.

Travel Requirements

Due to the nature of the work, XX% of travel is required.

Citizenship Requirements

Due to the nature of the work, U.S. citizenship is required.

Benefits
Option 1: Full-time (Regular)
  • 401(k)
  • 401(k) matching
  • Dental insurance
  • Health insurance
  • Life insurance
  • Paid time off
  • Referral program
  • Vision insurance
  • Short/Long Term Disability
Option 2: Full-time (Temporary)
  • 401(k)
  • Dental insurance
  • Health insurance
  • Vision insurance
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Lead Engineer - RTL Design
Lead Engineer - RTL Design

Quest Global • Bengaluru

On-site
INR 17,013,000 - 18,904,000
401(k)
401(k) matching
Dental insurance
+5
Physical Design Engineer, Staff
Physical Design Engineer, Staff

Synopsys Inc • Bengaluru

On-site
INR 3,500,000 - 6,000,000
Senior Staff Physical Design Engineer
Senior Staff Physical Design Engineer

MaxLinear • Bengaluru

On-site
INR 1,500,000 - 2,500,000
Principal Physical Design Engineer
Principal Physical Design Engineer

TylSemi, Inc. • Bengaluru

Hybrid
INR 3,000,000 - 5,200,000
Senior Staff Engineer - Physical Design
Senior Staff Engineer - Physical Design

TylSemi, Inc. • Bengaluru

Hybrid
INR 3,500,000 - 7,000,000
Senior Digital Design Engineer
Senior Digital Design Engineer

Analog Devices • Bengaluru

On-site
INR 4,000,000 - 7,000,000
Staff Engineer, Physical Design
Staff Engineer, Physical Design

SiFive India Private Limited • Bengaluru

On-site
INR 6,000,000 - 9,000,000
Lead Engineer - PD
Lead Engineer - PD

Quest Global • Hyderabad

On-site
INR 4,000,000 - 7,000,000
Senior Staff Engineer - Physical Design
Senior Staff Engineer - Physical Design

TylSemi, Inc. • Karnataka

Hybrid
INR 4,500,000 - 7,500,000
Remote-friendly
Global team
Staff Engineer, Physical Design
Staff Engineer, Physical Design

SiFive • Bengaluru

On-site
INR 2,500,000 - 4,500,000