Sr Staff Engineer, Hardware Design (AI2551)

SiMa.ai

Bengaluru

In loco

INR 3.500.000 - 7.000.000

Tempo pieno

14 giorni+

Una candidatura completa in un minuto

Curriculum e lettera di presentazione personalizzati, pronti da inviare.

Supera i filtri ATS

Descrizione del lavoro

SiMa.ai is seeking a Sr Staff Engineer, Hardware Design to own the RISC CPU IP and drive its evolution within the MLSoC ecosystem. You will collaborate with architecture, verification, emulation and physical design teams to define microarchitecture, implement RTL, and ensure seamless SoC integration across stages from design reviews to silicon bring-up.

You will lead RTL modifications, review changes for quality, work on synthesis, static timing, and cross-functional debugging, and coordinate

Competenze

  • Bachelor’s or master’s degree in electrical or computer engineering or a related field.
  • 8–10 years of hardware IP/SoC design experience preferred.
  • Experience with CPU IP development, RTL, and SoC flows.

Mansioni

  • Own the RISC CPU core design, integration, and ongoing development.
  • Define and refine the CPU microarchitecture with architecture team.
  • Modify and optimize RTL to meet performance and integration requirements.
  • Review RTL/design changes for quality and maintainability.
  • Support synthesis, timing analysis, and linting activities.
  • Collaborate with verification, emulation, and physical design teams.
  • Coordinate with ML accelerator/SoC teams for system-level requirements.
  • Drive design methodology improvements for CPU IP development.

Conoscenze

RTL design
CPU architecture
SoC integration
Cross-team collaboration

Formazione

Bachelors/Masters in ECE

Descrizione del lavoro

Job Title

Sr Staff Engineer, Hardware Design

Job Location

Bangalore, India (This position requires a full-time, on-site presence in our Bangalore, India Office)

Job ID

AI2551

Job Description

SiMa.ai is looking for an experienced hardware design engineer to own and evolve the RISC CPU IP used in our MLSoC™. You will work with architecture, verification, emulation, and physical design teams to define the microarchitecture, implement RTL, and make the modifications needed to meet performance, functionality, and SoC integration requirements. You will contribute across the IP development lifecycle, from architecture and design reviews through synthesis, timing analysis, verification support, physical design collaboration, and silicon bring-up.

Responsibilities
  • Own the RISC CPU core and drive its design, integration, and ongoing development.
  • Work with the architecture team to define and refine the CPU microarchitecture.
  • Modify and optimize the RISC CPU RTL to meet performance, functionality, and SoC integration requirements.
  • Review RTL and design changes for quality, correctness, and maintainability.
  • Perform or support synthesis, static timing analysis, equivalence checking, CDC analysis, and linting.
  • Work with verification and emulation teams to resolve issues and support test and debug activities.
  • Collaborate with physical design teams on floor planning, timing closure, and other implementation needs.
  • Support IP integration, chip validation, bring‑up, and characterisation.
  • Coordinate with the ML accelerator and SoC teams to ensure the RISC CPU IP meets system‑level requirements.
  • Improve design methodology and flows for CPU IP development.
Minimum Qualifications
  • Bachelor’s or master’s degree in electrical engineering, computer engineering, or a related field.
  • 8‑10 years of professional experience in hardware IP design, SoC design, or a related area.
  • Strong understanding of CPU architecture and experience developing or maintaining CPU IP.
  • Experience with RTL design and SoC design methodology.
  • Experience working across relevant parts of the design lifecycle, such as microarchitecture, synthesis, timing analysis, verification, emulation, physical design, or silicon bring-up.
Preferred Qualifications
  • Experience with RISC CPU cores is plus.
  • Experience with ARM CPUs and associated bus protocols.
  • Experience integrating CPU IP into an SoC or working with accelerator-based systems.
Personal Attributes
  • Takes ownership and follows through on commitments.
  • Focuses on execution and results.
  • Works effectively across teams and communicates clearly, including during difficult technical discussions.
  • Demonstrates integrity, curiosity, and a collaborative approach.
Ottieni la revisione del curriculum gratis e riservata.

o trascina qui il file.

Similar jobs

Offerte di lavoro simili che vale la pena confrontare

Sr Staff Engineer, Hardware Design (AI2551)
Sr Staff Engineer, Hardware Design (AI2551)

SiMa.ai, Inc. • Bengaluru

In loco
INR 3.000.000 - 6.000.000
Sr Staff Engineer, Hardware Design (AI2552)
Sr Staff Engineer, Hardware Design (AI2552)

SiMa.ai, Inc. • Bengaluru

In loco
INR 3.500.000 - 9.000.000
Sr Staff Engineer, Hardware Design (AI2552)
Sr Staff Engineer, Hardware Design (AI2552)

SiMa.ai • Bengaluru

In loco
INR 3.000.000 - 4.200.000
Principal Engineer, Hardware Design (AI2550)
Principal Engineer, Hardware Design (AI2550)

SiMa.ai • Bengaluru

In loco
INR 6.000.000 - 12.000.000
Principal Engineer, Hardware Design (AI2550)
Principal Engineer, Hardware Design (AI2550)

SiMa.ai, Inc. • Bengaluru

In loco
INR 5.000.000 - 8.000.000
Principal Engineer, Hardware Design (AI2550)
Principal Engineer, Hardware Design (AI2550)

Sima Technologies • Bengaluru

In loco
INR 800.000 - 1.600.000
Staff Engineer, Software (AI2548)
Staff Engineer, Software (AI2548)

SiMa.ai, Inc. • Bengaluru

In loco
INR 2.500.000 - 4.000.000
Staff Engineer, Software (AI2548)
Staff Engineer, Software (AI2548)

SiMa.ai • Bengaluru

In loco
INR 3.800.000 - 5.500.000
Principal Engineer, System HW Design - SI/PI (AI2545)
Principal Engineer, System HW Design - SI/PI (AI2545)

SiMa.ai, Inc. • Bengaluru

In loco
INR 3.500.000 - 5.500.000
Principal Engineer, System HW Design - SI/PI (AI2545)
Principal Engineer, System HW Design - SI/PI (AI2545)

SiMa.ai • Bengaluru

In loco
INR 4.000.000 - 7.000.000