Job Search and Career Advice Platform

Enable job alerts via email!

Senior Verification Engineer, Memory Subsystem

NVIDIA

Bengaluru

On-site

INR 10,00,000 - 15,00,000

Full time

Today
Be an early applicant

Generate a tailored resume in minutes

Land an interview and earn more. Learn more

Job summary

A leading technology company in Bengaluru seeks an experienced verification engineer to join their team. The role involves verifying ASIC design and architecture using advanced methodologies, and requires a B.Tech./M.Tech. with 4+ years of experience. Ideal candidates will be proficient in Verilog and familiar with verification methodologies. This position offers competitive salaries and generous benefits, in a company recognized for its exceptional work environment.

Benefits

Generous benefits package
Competitive salaries

Qualifications

  • B.Tech./ M.Tech. with 4+ years of relevant experience.
  • Experience in verification of complex IPs/units and sub‑systems.
  • Verification experience using random stimulus along with functional coverage.

Responsibilities

  • Verify ASIC design, architecture, and micro‑architecture.
  • Define verification scope and develop verification infrastructure.
  • Perform performance and deadlock verification of GPU memory subsystem.

Skills

Verification of complex IPs/units and sub‑systems
Verilog
Functional coverage
Debugging and analytical skills
Scripting knowledge (Python/Perl/shell)

Education

B.Tech./ M.Tech.

Tools

Verification tools for simulation and debug
Job description
What you’ll be doing:
  • Responsible for verifying the ASIC design, architecture and micro‑architecture using advanced verification methodologies.

  • Expected to understand the design and implementation, define the verification scope, develop the verification infrastructure and verify the correctness of the design.

  • Come up with test plans, tests and verification infrastructure for complex IPs/sub‑systems.

  • Responsible for performance and deadlock verification of the GPU memory subsystem unit.

  • Build reusable bus functional models, monitors, checkers and scoreboards following coverage driven verification methodology.

  • Perform functional coverage driven verification closure.

  • Working with architects, designers, and pre and post silicon verification teams to accomplish your tasks.

What we need to see:
  • B.Tech./ M.Tech. with 4+ years of relevant experience

  • Experience in verification of complex IPs/units and sub‑systems

  • Verification experience using random stimulus along with functional coverage and assertion‑based verification methodologies

  • Expertise in Verilog

  • Knowledge in SystemVerilog or similar HVL

  • Familiarity with verification methodologies like UVM/VMM and exposure to industry standard verification tools for simulation and debug

Ways to stand out from the crowd:
  • Experience in memory subsystem or network interconnect IP verification

  • Good debugging and analytical skills

  • Scripting knowledge (Python/Perl/shell)

  • Good communication skills & dream to work as a great teammate

With competitive salaries and a generous benefits package, NVIDIA is widely considered to be one of the most desirable employers in the world. We have some of the most brilliant and talented people in the world working for us. If you are creative, autonomous and love a challenge, we want to hear from you. We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status.

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.