Senior Staff Engineer, Physical Design

Aitomic Jobs; India; On-site; INR 4,000,000 - 6,000,000; Full time

Job summary

Renesas Electronics India is seeking an experienced Senior Staff Physical Design Engineer to lead subsystem- and block-level physical implementation and closure for complex hierarchical SoCs at advanced technology nodes. This role requires deep expertise in timing, congestion, power integrity, and clocking methodologies, along with strong cross-functional collaboration skills.

While this role does not own SoC-level physical design, it plays a critical role in aligning subsystem implementation

Qualifications

• 10+ years of experience in physical design and subsystem closure.
• Strong expertise in timing closure, congestion mitigation, and power-aware implementation.
• Solid understanding of clocking methodologies and SoC-level floorplanning.

Responsibilities

• Lead subsystem- and block-level physical design closure including timing congestion and power integrity.
• Collaborate with SoC teams to align clocking strategies and integration requirements.
• Develop and scale subsystem closure flows and automation; mentor engineers.
• Coordinate with RTL, STA, power, verification, and backend teams for robust handoffs.

Skills

Timing closure

Congestion analysis

Power integrity

Clocking methods

Scripting (Tcl/Python)

SoC collaboration

Floorplanning

Clock domain partitioning

Clock tree

Low-power design

Education

B.Tech or M.Tech in ECE/EE/CS

Tools

ICC2

Fusion Compiler

PrimeTime

Cadence Innovus

Tempus

Certus Signoff

Job description

Short Summary

Senior Staff Engineer, Physical Design with Renesas Electronics. Renesas India is seeking an experienced Senior Staff Physical Design Engineer to lead subsystem- and block-level physical implementation and closure for complex hierarchical SoCs at advanced technology nodes. This role requires deep expertise in timing, congestion, power integrity, and clocking methodologies, along with strong cross-functional collaboration…

Key Details

• Position / opportunity: Senior Staff Engineer, Physical Design
• Organization: Renesas Electronics
• Country / coverage: India
• Location: Bengaluru, KA, India
• Work arrangement: On-site
• Opportunity type: Jobs
• Sector: Health
• Compensation: Not specified
• Duration: Not specified
• Start date: 2026-08-13
• Application deadline: Not specified

Description

Renesas India is seeking an experienced Senior Staff Physical Design Engineer to lead subsystem- and block-level physical implementation and closure for complex hierarchical SoCs at advanced technology nodes. This role requires deep expertise in timing, congestion, power integrity, and clocking methodologies, along with strong cross-functional collaboration skills. While this role does not own SoC-level physical design, it plays a critical role in aligning subsystem implementation with overarching SoC strategies. Key Responsibilities Lead block- and subsystem-level physical design closure, including timing closure, congestion mitigation, power integrity, and overall physical implementation quality Collaborate closely with SoC-level physical design teams to align on clocking strategies, floorplanning intent, and integration requirements, without direct ownership of SoC-level execution Apply deep understanding of clocking methodologies to ensure subsystem-level clock domains integrate cleanly into the broader SoC clock architecture Develop, refine, and scale subsystem closure methodologies, flows, and automation, improving predictability, quality, and execution efficiency Mentor and guide physical design engineers within subsystem teams, promoting best practices, technical rigor, and methodology adoption Work cross-functionally with RTL design, STA, power, verification, and backend teams to ensure smooth handoffs and robust closure Proactively identify, assess, and mitigate physical design risks, coordinating closely with SoC teams to manage impacts and drive solutions 10+ years of experience in physical design, with a strong focus on subsystem-level closure for complex hierarchical SoCs Strong expertise in: Timing closure and constraint management Congestion analysis and resolution Power integrity and power-aware physical implementation Block and subsystem-level physical design flows Solid understanding of SoC-level floorplanning and clocking methodologies, including: Clock domain partitioning Clock tree architecture Skew management Clock gating (Candidate is expected to collaborate effectively at the SoC level, not lead these activities.) Hands-on experience with industry-standard tools such as: Synopsys ICC2, Fusion Compiler, PrimeTime Cadence Innovus, Tempus, Certus Signoff and analysis platforms Proficiency in scripting and automation using Tcl, Python, and/or Perl Deep knowledge of end-to-end SoC design flows, with strong collaboration experience across timing, power, clocking, verification, and backend teams Strong understanding of low-power design techniques and power-aware implementation methodologies Educat i on B.Tech or M.Tech in Electronics and Communication, Electrical Engineering, Computer Science, or a related field Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier . With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future. At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives. We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process. Are you ready to join our team and shape the future with us? Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement .

Responsibilities

• Renesas India is seeking an experienced Senior Staff Physical Design Engineer to lead subsystem- and block-level physical implementation and closure for complex hierarchical SoCs at advanced technology nodes.
• This role requires deep expertise in timing, congestion, power integrity, and clocking methodologies, along with strong cross-functional collaboration skills.
• While this role does not own SoC-level physical design, it plays a critical role in aligning subsystem implementation with overarching SoC strategies.
• Key Responsibilities Lead block- and subsystem-level physical design closure, including timing closure, congestion mitigation, power integrity, and overall physical implementation quality Collaborate closely with SoC-level physical design teams to align on…
• With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter…
• At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial.

Requirements / Eligibility

• , without direct ownership of SoC-level execution Apply deep understanding of clocking methodologies to ensure subsystem-level clock domains integrate cleanly into the broader SoC clock architecture Develop, refine, and scale subsystem closure…
• With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter…
• At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial.
• It shapes how we work, grow and deliver on our purpose together.
• This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.