Senior SoC Design Verification Engineer

AMD; Hyderabad; On-site; INR 4,500,000 - 6,500,000; Full time

Benefits offered by this job

AMD benefits at a glance

Job summary

AMD is seeking a Senior Silicon Design Verification Engineer in Hyderabad to lead verification of complex SoC features, develop test plans, and drive sign-off quality. The role demands deep expertise in SystemVerilog, UVM, and verification methodology, with mentoring responsibility for MTS/SDE engineers.

You will collaborate with Architecture, RTL, Firmware and Validation teams, contribute to pre- and post-silicon efforts, and push automation to boost productivity.

Qualifications

• Minimum 12+ years of experience in ASIC Design Verification.
• Experience in X86-based SoC DV.
• Strong expertise in SoC verification methodologies.
• Advanced SystemVerilog and UVM knowledge.
• Experience with SoC/IP verification environments, VIPs, UVCs, BFMs.
• Strong debugging skills using industry-standard simulation and verification tools.
• Knowledge of functional and code coverage methodologies.
• Understanding of SoC architecture, interconnects, memory subsystems, security, power management, and performance features.
• Familiarity with scripting (Python/Perl/Shell), regression automation, and version control systems.

Responsibilities

• Own end-to-end verification of key SoC features and system-level scenarios.
• Develop and execute comprehensive verification plans, testbenches, and regression strategies.
• Drive functional, code, assertion, and scenario coverage closure.
• Lead SoC/IP integration verification and sign-off activities.
• Debug complex RTL, architecture, testbench, and firmware issues.
• Collaborate closely with Architecture, RTL, Firmware, Emulation, Platform, and Validation teams.
• Drive verification methodology improvements, automation, and productivity enhancements.
• Support pre-silicon bring-up, emulation, and post-silicon debug activities.
• Mentor and technically guide MTS/SDE engineers.
• Drive execution toward program milestones such as LSB, LSC, LSD, and Tape-Out

Skills

SoC DV methodologies

SystemVerilog

UVM

Debugging

Python/Perl/Shell

Regression automation

Version control

Cross-functional collaboration

Mentoring/MTS/SDE

Education

Bachelor's or Master's in Electronics Engineering

Tools

VIPs

UVCs

BFMs

Job description

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology can change lives for the better. It can heal us, entertain us, and make us more connected, productive, and understanding of the world around us. And we’re looking for talent who feel the same: people who want to leave the planet better than they found it, those who don’t shy away from humanity’s challenges but are determined to help solve them.

AMD is powering the next generation of supercomputing, high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating go-to-market plans, every role at AMD contributes to something bigger — technology that moves the world forward.

SENIOR SILICON DESIGN VERIFICATION ENGINEER

THE ROLE:

The SMTS SoC Design Verification Engineer is responsible for leading the verification of complex SoC features and subsystems, driving verification methodology, ensuring high-quality silicon sign-off, and mentoring engineers across the verification organization. The role requires deep expertise in SoC architecture, System Verilog/UVM, debug, coverage closure, and cross-functional collaboration.

KEY RESPONSIBLITIES:

• Own end-to-end verification of key SoC features and system-level scenarios.
• Develop and execute comprehensive verification plans, testbenches, and regression strategies.
• Drive functional, code, assertion, and scenario coverage closure.
• Lead SoC/IP integration verification and sign-off activities.
• Debug complex RTL, architecture, testbench, and firmware issues.
• Collaborate closely with Architecture, RTL, Firmware, Emulation, Platform, and Validation teams.
• Drive verification methodology improvements, automation, and productivity enhancements.
• Support pre-silicon bring-up, emulation, and post-silicon debug activities.
• Mentor and technically guide MTS/SDE engineers.
• Drive execution toward program milestones such as LSB, LSC, LSD, and Tape-Out

PREFERRED EXPERIENCE:

Minimum 12+ years of experience in ASIC Design Verification

• Experiance in X86 based SOC DV
• Strong expertise in SoC verification methodologies.
• Advanced SystemVerilog and UVM knowledge.
• Experience with SoC/IP verification environments, VIPs, UVCs, BFMs.
• Strong debugging skills using industry-standard simulation and verification tools.
• Knowledge of functional and code coverage methodologies.
• Understanding of SoC architecture, interconnects, memory subsystems, security, power management, and performance features.
• Familiarity with scripting (Python/Perl/Shell), regression automation, and version control systems.

ACADEMIC CREDENTIALS:

• Bachelors or Masters degree in Electronics engineering

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.