Senior Physical Design Engineer

NVIDIA Corporation; Bengaluru; Hybrid; INR 2,800,000 - 4,000,000; Full time

Benefits offered by this job

Hybrid work model

Job summary

NVIDIA is seeking passionate design engineers to join our physical design team in Bengaluru, India. You will contribute to timing closure, floorplanning, placement, CTS, and post-route optimizations for GPUs and SOCs.

Ideal candidates have 4+ years in physical design, strong Python/TCL automation, and hands-on experience with ICC2/Innovus, Aspen, PrimeClosure, Tempus, and Seahawk. You’ll collaborate across global teams to drive improvements.

Qualifications

• BE/BTECH/MTECH, or equivalent experience. 4+ years of experience in Physical Design, preferably with methodology/flow experience.
• Working experience with tools like ICC2/Innovus, Aspen, PrimeClosure, Tempus, Seahawk etc used in the RTL2GDSIl implementation.
• Strong algorithmic thinking with good automation skills in Python, TCL, tool specific scripting on one of the industry leading Place & Route tools.
• Ability to multi-task and flexibility to work in global environment. Good communication skills and strong motivation, Strong analytical & Problem Solving skills
• Willingness to learn and master new techniques quickly. Innovate and drive changes across teams & workflows

Responsibilities

• In this position, you will expected to be part of the physical design methodology team supporting top level timing closure flows. PD activities includes floorplanning, Placement, CTS, Postroute Optimization, STA, EMIR drop, IO Timing, ECO & DRC closure.
• Work in collaboration with design team for addressing design challenges. Help team members in debugging tool/flow/design related issues. Constantly look for improvement in top level timing optimization and closure flows to improve TAT. Troubleshoots a wide variety up to and including difficult design issues and applied proactive intervention.
• Build flows based on industry standard and custom EDA tools to implement designs efficiently and improve PPA. Support flows for chip design teams across tapeouts and tech nodes.
• Work closely with EDA vendors to improve toolchains to fix bugs and implement innovative ideas

Skills

Algorithmic thinking

Automation skills

Python scripting

TCL scripting

Communication skills

Problem solving

Education

BE/BTECH/MTECH or equivalent

Tools

ICC2/Innovus

Aspen

PrimeClosure

Tempus

Seahawk

Job description

NVIDIA has continuously reinvented itself. Our invention of the GPU sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. Today, research in artificial intelligence is booming worldwide, which calls for highly scalable and massively parallel computation horsepower that NVIDIA GPUs excel NVIDIA is a 'learning machine' that constantly evolves by adapting to new opportunities that are hard to solve, that only we can address, and that matter to the world. This is our life's work, to amplify human creativity and intelligence. As an NVIDIAN, you'll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join our diverse team and see how you can make a lasting impact on the world!

NVIDIA is seeking passionate, highly motivated, and creative design engineers to be part of a team working on industry-leading GPUs and SOCs. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of exceptional people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.

What you’ll be doing:

• In this position, you will expected to be part of the physical design methodology team supporting top level timing closure flows. PD activities includes floorplanning, Placement, CTS, Postroute Optimization, STA, EMIR drop, IO Timing, ECO & DRC closure.
• Work in collaboration with design team for addressing design challenges. Help team members in debugging tool/flow/design related issues. Constantly look for improvement in top level timing optimization and closure flows to improve TAT. Troubleshoots a wide variety up to and including difficult design issues and applied proactive intervention.
• Build flows based on industry standard and custom EDA tools to implement designs efficiently and improve PPA. Support flows for chip design teams across tapeouts and tech nodes.
• Work closely with EDA vendors to improve toolchains to fix bugs and implement innovative ideas

What we need to see:

• BE/BTECH/MTECH, or equivalent experience. 4+ years of experience in Physical Design, preferably with methodology/flow experience.
• Working experience with tools like ICC2/Innovus, Aspen, PrimeClosure, Tempus, Seahawk etc used in the RTL2GDSIl implementation.
• Strong algorithmic thinking with good automation skills in Python, TCL, tool specific scripting on one of the industry leading Place & Route tools.
• Ability to multi-task and flexibility to work in global environment. Good communication skills and strong motivation, Strong analytical & Problem Solving skills
• Willingness to learn and master new techniques quickly. Innovate and drive changes across teams & workflows

#LI-Hybrid