Senior Engineer II - Design

FHLB Des Moines; Hyderabad; On-site; INR 3,500,000 - 6,000,000; Full time

Job summary

Microchip Technology Inc. seeks an experienced RTL/ASIC design engineer for next-gen FPGA devices. You will design and integrate ASIC blocks, customize IP, and drive SOC integration from architecture to production, including memory MBIST and cross-functional collaboration.

Requirements include 7+ years of RTL design, Verilog/SystemVerilog, and experience with PCIe/USB and high-speed interfaces. Travel up to 25% is noted. This role is located in India with a global engineering footprint.

Qualifications

• Experience in block level micro-architecture and RTL design of complex ASIC blocks.
• IP development from scratch and SOC integration experience.
• Experience in RTL development of industry standards and protocols.
• Familiarity with Verilog/SystemVerilog coding, assertions, and unit verification.

Responsibilities

• Design ASIC blocks for the next-generation Microchip FPGA devices.
• Customize and integrate third-party IP blocks and create new blocks for SOC.
• Architect through production release with memory MBIST and integration.
• Collaborate with cross-geo teams (DFT, PnR, verification).

Skills

RTL design

Verilog/SystemVerilog

ASIC blocks

SOC integration

IP development

PCIe/USB knowledge

Synthesis/STA

Education

Bachelors in VLSI / Engineering

Tools

Synthesis tools

STA tools

Linting

Job description

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc. People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence. Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you. Visitour careers page to see what exciting opportunities and company perks await!

Job Description:

Function: The design of ASIC blocks to be used within the next generation Microchip FPGA devices. These devices contain RiscV CPUs and all the associated functions to create true SOC functionality. It is expected that the successful candidate will be able to customize and integrate third-party IP blocks, and to create new ASIC blocks as required for the SOC and integration, involved from architecture through to production release. Integration also involves the design of compiled memories and integrating within the SOC along with memory MBIST. The candidate must be familiar with Verilog/SystemVerilog coding and standard Synthesis and STA tools. The position will involve interaction with cross geography teams and cross functional teams like DFT and PnR and logic verification.

Skills:

Experience in block level micro-architecture and RTL design of complex ASIC blocks. Experience in IP development from Scratch and integration into SOC. ExperienceinRTLdevelopmentofindustrystandardprotocolsorIEEEstandards. Experiencingindigital flowslikelinting,CDC,RDC,Synthesis,STA. ExperiencedinVerilog/ SystemVerilog coding, assertions and unit level verification. Good understandingofmicroprocessorsandon-chip busStructures (AXI, AMBA, peripheral interconnects and communication protocols) Experience is PCIe / USB is desired. RTL simulations and debugging experience. Deep understanding least three of RiscV or ARM CPUs Network On Chip Bus Interconnect (added plus point) Ethernet PCIe / USB SD/MMC DDR/LPDDR High speed serial interfaces IO, mixed signal designs gearing logic

Requirements/Qualifications:

7+ years of professional experience in RTL design, linting, cdc, synthesis, STA Bachelor with Diploma in VLSI / Master of Engineering / Engineering Degree with experience in VLSI design Travel Time: 0% - 25%

At Microchip, employees are our greatest strength. As one of the top performing semiconductor companies in the world, we are led by a set of guiding values and a mission to empower innovation to enhance the human experience. We work tirelessly to create a company culture that highlights how important every employee is to our mission.