Senior Engineer - HBM Circuit Verification

Micron Technology, Inc

Hyderabad

On-site

INR 1,200,000 - 2,500,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Micron Technology, Inc. in Hyderabad is seeking a Staff Verification Circuit Engineer to design and analyze digital and analog circuits for memory products.

You will write constraints, achieve timing closure for core die STA, run SPICE simulations, and debug gate-level and SDF annotated designs. BE or MTECH required with 5+ years of experience, plus strong communication skills and cross-team collaboration.

Qualifications

  • Hands-on experience in building block schematics and memory schematics.
  • Experience with circuit simulations using spice simulators and DC/transient analysis.
  • Familiarity with timing libraries, timing arcs, and SDF back-annotation.
  • Strong debugging skills for gate-level simulations and root-causing issues.

Responsibilities

  • Develop and analyze digital and analog circuits for memory products.
  • Write constraints and achieve timing closure for core die STA.
  • Perform gate-level simulations and debug SDF annotation issues.
  • Collaborate with design peers and communicate findings effectively.

Skills

Spice simulations
DC analysis
Transient analysis
Verilog MOS models
Netlist simulation
Static timing analysis
Gate level simulation
SDF back annotation
SystemVerilog Assertions
UVM
Latch-based design
Debugging gate level failures
Communication skills

Education

BE or MTECH

Tools

Spice simulators
Verilog/SystemVerilog

Job description

Staff Verification Circuit Engineer

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

As a Staff Verification Circuit Engineer at Micron Technology, Inc., you will be responsible for designing and analyzing digital and analog circuits used in the development of memory products. You will be fully responsible for writing constraints, timing closure for core die STA. We are engaged in developing groundbreaking silicon‑to‑systems solutions – right from technology development and advanced memory designs to product development, systems design and validation resulting in world class memory solutions.

Scope of Work
  • Hands‑on experience in developing/understanding building block schematics, memory schematics, running circuit simulation with spice simulators, DC analysis, transient analysis.
  • Experience in deciphering circuit behavior from schematics.
  • Familiarity with circuit characterization, timing libraries - files and formats, timing arcs.
  • Experience in Verilog MOS switch level models and netlist simulation with zero delay, unit delay, and path delay simulations.
  • Familiarity with static timing analysis.
  • Hands‑on experience in Gate level simulations with SDF back annotation.
  • Debug SDF annotation issues and ensure good annotation coverage.
  • Hands‑on experience with latch based designs and their timing requirements.
  • Debugging Gate level simulation failures and root causing the failures to actual circuits. Accomplish what‑if analysis by doing the change and making sure the fix can solve the issue.
  • Hands‑on knowhow of System Verilog Assertions to specify expected design behavior.
  • Familiarity with UVM is a plus.
  • Strong communication skills, with the ability to convey complex technical concepts to other design peers in verbal and written form.
  • Gate level simulation, spice correlation, Debug failures and provide fixes at gate or transistor level - as applicable.
  • Driving innovation into the future Memory generations within a dynamic work environment.
  • Leveraging AI.
Education Qualification

BE or MTECH.

Experience Level

5+ years.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status.

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Engineer - HBM Circuit Verification
Senior Engineer - HBM Circuit Verification

Micron Technology • Hyderabad

On-site
INR 1,000,000 - 1,500,000
HIG HBM Staff Circuit Verification Engineer Hyderabad, Telangana, India Posted 12 hours ago
HIG HBM Staff Circuit Verification Engineer Hyderabad, Telangana, India Posted 12 hours ago

Micron Memory Malaysia Sdn Bhd • Hyderabad

On-site
INR 2,500,000 - 5,000,000
HIG HBM Staff Circuit Verification Engineer Hyderabad, Telangana, India Posted 18 hours ago
HIG HBM Staff Circuit Verification Engineer Hyderabad, Telangana, India Posted 18 hours ago

Micron Technology, Inc • Hyderabad

On-site
INR 1,200,000 - 1,800,000
Staff Engineer - Design Verification
Staff Engineer - Design Verification

Micron Technology, Inc • Hyderabad

On-site
INR 1,000,000 - 1,500,000
Senior Memory Circuit Design Verification Engineer
Senior Memory Circuit Design Verification Engineer

Micron Technology, Inc • Hyderabad

On-site
INR 800,000 - 1,500,000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
+1
Principal Engineer - STA/Synthesis
Principal Engineer - STA/Synthesis

Micron • New Delhi

On-site
INR 3,500,000 - 5,500,000
Senior Memory Circuit Design Verification Engineer Hyderabad, Telangana, India
Senior Memory Circuit Design Verification Engineer Hyderabad, Telangana, India

Micron Technology, Inc • Hyderabad

On-site
INR 3,000,000 - 6,000,000
Principal Engineer - STA/Synthesis
Principal Engineer - STA/Synthesis

1840 Micron Tech. OP India LLP • Hyderabad

On-site
INR 1,400,000 - 2,400,000
SR ENGINEER, DDEG Design Methodology
SR ENGINEER, DDEG Design Methodology

1840 Micron Tech. OP India LLP • New Delhi

On-site
INR 1,800,000 - 2,400,000
SR ENGINEER, Design Verification
SR ENGINEER, Design Verification

Micron Technology, Inc • Hyderabad

On-site
INR 1,200,000 - 1,800,000