Senior Engineer

Arm Limited

India

Hybrid

INR 1,200,000 - 1,800,000

Full time

2 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Arm Limited is seeking an experienced ASIC Implementation and Physical Design engineer in India to drive synthesis, DFT, floorplanning, place-and-route, and timing closure for CPU cores and ARM IP. You will analyze timing, area and power and coordinate with global teams to implement PV closure using Calibre and Primetime.

The role emphasizes converting R&D concepts into practical, scalable design solutions and enabling partners to achieve high-quality results across projects.

Qualifications

  • Bachelors or Masters degree in Electrical Engineering, Computer Engineering or related field.
  • 3+ years of experience in ASIC Implementation, Physical design, STA and Timing closure, Synthesis/DFT/CTS and related flows.
  • Strong communication and problem solving skills.
  • Experience promoting new silicon implementation techniques across international teams.
  • Experience with top and block level Synthesis, DFT, Floor planning, Place and Route, CTS, optimization, timing closure and power analysis.
  • Proven programming and scripting skills (Tcl, Perl, Python, Make).

Responsibilities

  • Synthesis, DFT, Floorplan, Place and Route, CTS and optimization of CPU cores, system interconnect and ARM designs.
  • RTL-GDS closure for Hard Macro.
  • Analyze design timing, area and power to improve ARM designs.
  • DRC/LVS/PERC/ERC analysis using Calibre and layout edits for PV closure.
  • Timing analysis using Primetime and timing ECO for design closure.
  • Collaborate with implementation and IP RTL teams to optimize IP.
  • Convert R&D concepts into implementation solutions.
  • Enable partners to achieve best quality results.

Skills

ASIC implementation
Physical design
STA & timing closure
Clock tree & PDN analysis
DFM & physical verification
Communication & problem solving
New silicon implementation techniques
Top/block level Synthesis, DFT, Floor/
Programming & scripting (Tcl, Perl, Py
Arm-based SoCs knowledge
Multiple languages (Tcl, sh, csh, Make

Education

Bachelor's/Master's degree in Electrical/Computer Engineering or related field

Tools

Verilog RTL design
ATPG tools / production testing
Calibre
Primetime

Job description

Job Overview:

As a part of Arm's Solutions Engineering group we like to think we are not just crafting sophisticated SoCs, but we are defining future chip design techniques. Not only do we improve the power, performance and system integration of our products, but we also craft the design flows, influence Electronic Design Automation (EDA) tools and build the knowledge base that makes custom SoC and CPU chip design possible. At Arm, our work goes beyond multiple divisions where we drive improved implementation for Arm and our partners. A key component of this is around the development of comprehensive implementation and analysis methodologies.

Responsibilities:
  • Synthesis, DFT , Floorplan , Place and Route , CTS and Optimization of CPU cores, system interconnect and other ARM Designs.
  • RTL-GDS closure for Hard Macro
  • Analyze design timing, area and power to help improve the quality of ARM Design.
  • Analyze DRC/LVS/PERC/ERC using Calibre and perform Layout edit for Physical Verification closure.
  • Analyze Timing using primetime and perform Timing ECO for design closure
  • Work with implementation and physical IP RTL design teams to drive analysis and optimization of our IP.
  • Converting R&D concepts into real implementation solutions.
  • Enable our partners to achieve the best possible quality of results
Required Skills and Experience :
  • Bachelors or Master’s degree equivalent in Electrical Engineering, Computer Engineering or other relevant technical fields.
  • 3+ years of proven experience in ASIC Implementation, Physical design, STA and Timing closure, Structured clock tree, PDN analysis, DFM and Physical verification
  • Strong Communication and Problem Solving Skills.
  • Experience in crafting and adopting new silicon implementation techniques and methodologies and promote their use with international teams
  • Experience working closely in top and block level Synthesis, DFT, Floor planning, Place and Route, CTS, logical and physical optimization, timing closure and power analysis flows.
  • Proven programming and scripting skills eg. Tcl, Perl, Python, Make.
“Nice To Have” Skills and Experience :
  • Knowledge around Arm based SoCs!
  • Experience with a wide range of programming, scripting & data presentation languages Eg. Tcl, sh, csh, make, R, C, C++, Java, JS, HTML, Perl, Python, Ruby.
  • Experience with low power design techniques (power gating, voltage/frequency scaling)
  • Experience with Verilog RTL design.
  • Experience with ATPG tools/and or production testing.
Accommodations at Arm

At Arm, we want to build extraordinary teams. If you need an adjustment or an accommodation during the recruitment process, please email accommodations@arm.com. To note, by sending us the requested information, you consent to its use by Arm to arrange for appropriate accommodations. All accommodation or adjustment requests will be treated with confidentiality, and information concerning these requests will only be disclosed as necessary to provide the accommodation. Although this is not an exhaustive list, examples of support include breaks between interviews, having documents read aloud, or office accessibility. Please email us about anything we can do to accommodate you during the recruitment process.

Hybrid Working at Arm

Arm’s approach to hybrid working is designed to create a working environment that supports both high performance and personal wellbeing. We believe in bringing people together face to face to enable us to work at pace, whilst recognizing the value of flexibility. Within that framework, we empower groups/teams to determine their own hybrid working patterns, depending on the work and the team’s needs. Details of what this means for each role will be shared upon application. In some cases, the flexibility we can offer is limited by local legal, regulatory, tax, or other considerations, and where this is the case, we will collaborate with you to find the best solution. Please talk to us to find out more about what this could look like for you.

Equal Opportunities at Arm

Arm is an equal opportunity employer, committed to providing an environment of mutual respect where equal opportunities are available to all applicants and colleagues. We are a diverse organization of dedicated and innovative individuals, and don’t discriminate on the basis of race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Staff Engineer
Staff Engineer

Arm Limited • India

Hybrid
INR 4,000,000 - 7,000,000
SoC Lead - Senior Principal Engineer
SoC Lead - Senior Principal Engineer

Arm Limited • India

Hybrid
INR 3,500,000 - 8,000,000
Senior Engineer, Design Automation Methodologies
Senior Engineer, Design Automation Methodologies

Arm Limited • India

On-site
INR 1,500,000 - 2,100,000
Senior Engineer, RTL Design
Senior Engineer, RTL Design

Arm • Bengaluru

Hybrid
INR 1,500,000 - 2,100,000
Post-Silicon Debug Tools Engineer
Post-Silicon Debug Tools Engineer

Arm • Bengaluru

Hybrid
INR 1,800,000 - 2,400,000
Senior DFT Engineer
Senior DFT Engineer

Arm • Bengaluru

On-site
INR 900,000 - 1,500,000
Senior Applications Engineer, Chip Methodology and Automation
Senior Applications Engineer, Chip Methodology and Automation

Arm • Bengaluru

Hybrid
INR 1,800,000 - 3,200,000
Engineer /Senior Engineer (Verification)
Engineer /Senior Engineer (Verification)

Arm • Bengaluru

On-site
INR 1,200,000 - 2,400,000
Staff Engineer -DFT
Staff Engineer -DFT

Arm • Bengaluru

Hybrid
INR 3,500,000 - 6,000,000
Senior Verification Engineer
Senior Verification Engineer

Arm Limited • India

Hybrid
INR 1,200,000 - 1,800,000