Principal Power Management Engineer
Ampere Computing LLC
Una candidatura completa en un minuto
Currículum y carta de presentación personalizados, listos para enviar.
Ventajas ofrecidas por este puesto de trabajo
Descripción de la vacante
Ampere Computing LLC is seeking a Principal Power Management Engineer in Bengaluru to drive power modeling, analysis, optimization, and validation across CPU, AI accelerators, and SoC blocks.
You will work across architecture, RTL, implementation, firmware, and silicon, turning workloads and power data into actionable design decisions. Strong CMOS fundamentals and scripting skills are essential. This role involves pre/post-silicon work and collaboration with cross-functional teams.
Formación
- Electrical or Computer Engineering degree with 8+ years related experience, or advanced degree.
- Experience in semiconductor power analysis, modelling, optimisation, power management, workload characterisation, or silicon validation.
- Strong CMOS power fundamentals and power-reduction techniques.
- Knowledge of CPU, AI accelerator, memory, I/O, interconnect, and processor workload behaviour.
- Experience with RTL and gate-level power-analysis tools; familiarity with Spyglass, Power Artist, Joules, PrimePower, or equivalent.
Responsabilidades
- Define power targets, budgets, operating points, and optimisation strategies for CPU, AI accelerator, and SoC blocks.
- Develop and maintain architectural, activity-based, RTL, gate-level, emulation, and silicon power models.
- Set up and run RTL- and gate-level power analysis; develop benchmarks and tests; review results for opportunities at the architecture, RTL, synthesis, and implementation levels.
- Characterize CPU, memory, PCIe, networking, storage, AI training, and AI inference workloads to identify power and performance bottlenecks.
- Drive power/performance/area/thermal tradeoff studies and power convergence across design & implementation phases.
- Develop automation, data-processing flows, dashboards, and analysis scripts using Python, TCL, Perl, or similar languages.
Conocimientos
Educación
Herramientas
Descripción del empleo
Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design focused on high-performance, energy efficient AI compute.
As a pioneer in the new frontier of energy efficient high-performance computing, Ampere is part of the Softbank Group of companies driving sustainable computing for AI, Cloud, and edge applications.
Ampere is looking for a Principal Power Management Engineer to drive power modeling, analysis, optimization, management, convergence, and validation across CPU, AI accelerator, memory, I/O, and interconnect designs.
This role works across architecture, microarchitecture, RTL, implementation, firmware, validation, and silicon.
The ideal candidate has strong CMOS fundamentals and experience turning workloads, power data, and architectural tradeoffs into actionable design decisions.
The role may include pre-silicon power analysis, post-silicon characterization, power-management feature enablement, power modeling and power attainment.
- Define power targets, budgets, operating points, and optimization strategies for CPU, AI accelerator, and SoC blocks.
- Develop and maintain architectural, activity-based, RTL, gate-level, emulation, and silicon power models.
- Set up and run RTL- and gate-level power analysis, develop benchmarks and tests, and review results for opportunities at the architecture, RTL, synthesis, and implementation levels.
- Characterize CPU, memory, PCIe, networking, storage, AI training, and AI inference workloads to identify power and performance bottlenecks.
- Drive power/performance/area/thermal tradeoff studies and power convergence across design & implementation phases.
- Develop automation, data-processing flows, dashboards, and analysis scripts using Python, TCL, Perl, or similar languages.
- Use AI for productivity to accelerate workload characterization, power modeling, anomaly detection, regression analysis, test generation, documentation, and power-management decisions.
- Validate AI-generated results against engineering data and design requirements.
- Drive power-management techniques including clock gating, power gating, DVFS, adaptive voltage scaling, retention, low-power modes, and workload-aware power management
- Lead or support post-silicon power and voltage-frequency characterisation across domains and blocks.
- Work with ATE, production, firmware, validation, and systems teams on power management settings, AVS, voltage-frequency specifications, silicon binning, and SKU definition.
- Correlate pre-silicon estimates with silicon measurements, investigate gaps, and improve models and methodologies.
- Communicate findings, drive closure, and build consensus across architecture and design, verification, physical design, firmware, performance, and product teams.
- Electrical or Computer Engineering - Bachelors degree & 8 years of related experience; or Master's degree & 6 years; or PhD & 3 years
- Experience in semiconductor power analysis, modelling, optimisation, power management, workload characterization, or silicon validation.
- Strong understanding of CMOS power fundamentals and power-reduction techniques.
- Knowledge of CPU, AI accelerator, memory, I/O, interconnect, and processor workload behaviour.
- Experience with RTL and gate-level power-analysis tools and methodologies; familiarity with tools such as Spyglass, Power Artist, Joules, PrimePower, or equivalent is useful.
- Experience with emulation, FPGA, silicon measurement, telemetry, or power/performance correlation is valuable.
- Experience with voltage-frequency characterisation, AVS, silicon binning, SKU definition, or Power-management firmware is a plus.
- Strong programming and scripting skills in Python; Tcl, Perl, C/C++, shell, SQL, or data-analysis tools are helpful.
- Experience using AI for productivity in silicon design
- Strong analytical, communication, collaboration, and problem-solving skills.
At Ampere we believe in taking care of our employees and providing a competitive total rewards package that includes base pay, cash long-term incentive, and comprehensive benefits.
Benefits highlights include:
- Premium medical, dental, vision insurance, parental benefits includingcrechereimbursement, as well as a retirement plan,so thatyou can feel secure in your health,financial futureand child care during work.
- Generous paid time off policy so that you can embrace a healthy work-life balance
- Fully catered lunch in our office along with a variety of healthy snacks, energising coffee or tea, and refreshing drinks to keep you fueled and focused throughout the day.
And thereismuch more than compensation and benefits. At Ampere, we foster an inclusive culture that empowers our employees to do more and grow more. We are excited to share more about our career opportunities with you through the interview process.
Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design focused on high-performance, energy efficient AI compute.
As a pioneer in the new frontier of energy efficient high-performance computing, Ampere is part of the Softbank Group of companies driving sustainable computing for AI, Cloud, and edge applications.
Ampere is looking for a Principal Power Management Engineer to drive power modeling, analysis, optimisation, power management, convergence, and validation across CPU, AI accelerator, memory, I/O, and interconnect designs.
This role works across architecture, microarchitecture, RTL, implementation, firmware, validation, and silicon.
The ideal candidate has strong CMOS fundamentals and experience turning workloads, power data, and architectural tradeoffs into actionable design decisions.
The role may include pre-silicon power analysis, post-silicon characterisation, power-management feature enablement, power modelling and power attainment.
- Define power targets, budgets, operating points, and optimisation strategies for CPU, AI accelerator, and SoC blocks.
- Develop and maintain architectural, activity-based, RTL, gate-level, emulation, and silicon power models.
- Set up and run RTL- and gate-level power analysis, develop benchmarks and tests, and review results for opportunities at the architecture, RTL, synthesis, and implementation levels.
- Characterize CPU, memory, PCIe, networking, storage, AI training, and AI inference workloads to identify power and performance bottlenecks.
- Drive power/performance/area/thermal tradeoff studies and power convergence across design & implementation phases.
- Develop automation, data-processing flows, dashboards, and analysis scripts using Python, TCL, Perl, or similar languages.
- Use AI for productivity to accelerate workload characterisation, power modelling, anomaly detection, regression analysis, test generation, documentation, and power-management decisions.
- Validate AI-generated results against engineering data and design requirements.
- Drive power-management techniques including clock gating, power gating, DVFS, adaptive voltage scaling, retention, low-power modes, and workload-aware power management
- Lead or support post-silicon power and voltage-frequency characterisations across domains and blocks.
- Work with ATE, production, firmware, validation, and systems teams on power management settings, AVS, voltage-frequency specifications, silicon binning, and SKU definition.
- Correlate pre-silicon estimates with silicon measurements, investigate gaps, and improve models and methodologies.
- Communicate findings, drive closure, and build consensus across architecture and design, verification, physical design, firmware, performance, and product teams.
- Electrical or Computer Engineering - Bachelors degree & 8 years of related experience; or Master's degree & 6 years; or PhD & 3 years
- Experience in semiconductor power analysis, modelling, optimisation, power management, workload characterisation, or silicon validation.
- Strong understanding of CMOS power fundamentals and power-reduction techniques.
- Knowledge of CPU, AI accelerator, memory, I/O, interconnect, and processor workload behaviour.
- Experience with RTL and gate-level power-analysis tools and methodologies; familiarity with tools such as Spyglass, Power Artist, Joules, PrimePower, or equivalent is useful.
- Experience with emulation, FPGA, silicon measurement, telemetry, or power/performance correlation is valuable.
- Experience with voltage-frequency characterisation, AVS, silicon binning, SKU definition, or Power-management firmware is a plus.
- Strong programming and scripting skills in Python; Tcl, Perl, C/C++, shell, SQL, or data-analysis tools are helpful.
- Experience using AI for productivity in silicon design
- Strong analytical, communication, collaboration, and problem-solving skills.
At Ampere we believe in taking care of our employees and providing a competitive total rewards package that includes base pay, cash long-term incentive, and comprehensive benefits.
Benefits highlights include:
- Premium medical, dental, vision insurance, parental benefits includingcrechereimbursement, as well as a retirement plan,so thatyou can feel secure in your health,financial futureand child care during work.
- Generous paid time off policy so that you can embrace a healthy work-life balance
- Fully catered lunch in our office along with a variety of healthy snacks, energising coffee or tea, and refreshing drinks to keep you fueled and focused throughout the day.
And thereismuch more than compensation and benefits. At Ampere, we foster an inclusive culture that empowers our employees to do more and grow more. We are excited to share more about our career opportunities with you through the interview process.
Ampere is an inclusive and equal opportunity employer and welcomes applicants from all backgrounds. All qualified applicants will receive consideration for employment without regard to race, colour, national origin, citizenship, religion, age, veteran and/or military status, sex, sexual orientation, gender, gender identity, gender expression, physical or mental disability, or any other basis protected by federal, state or local law.
'/%3e%3cpath%20d='M101.744%2012.4726L102.894%2016.1947L99.0021%2013.2201L101.744%2012.4726ZM105.3%208.40937H100.488L99.0026%203.59473L97.5116%208.41047L92.7%208.40385L96.5965%2011.3834L95.1055%2016.1942L99.0021%2013.2196L101.408%2011.3834L105.3%208.40992V8.40937Z'%20fill='white'/%3e%3cdefs%3e%3clinearGradient%20id='paint0_linear_5593_1381'%20x1='90'%20y1='9.44471'%20x2='99'%20y2='9.44471'%20gradientUnits='userSpaceOnUse'%3e%3cstop%20stop-color='%2300AD70'/%3e%3cstop%20offset='0.998594'%20stop-color='%2300B67A'/%3e%3cstop%20offset='1'%20stop-color='%23DCDCE6'/%3e%3c/linearGradient%3e%3c/defs%3e%3c/svg%3e){kind=small}
