NPU Synthesis Engineer, Principal

Qualcomm; Hyderabad; On-site; INR 1,500,000 - 2,300,000; Full time

Job summary

Qualcomm India Private Limited is seeking a Synthesis Engineer/Lead to drive RTL-to-GDS synthesis for NPU IPs within a high-performance SoC team. You will partner with Architecture, RTL, STA, DFT, and Physical Design groups to ensure timing closure and power-efficient silicon on advanced nodes.

The role covers developing synthesis flows, constraints, and automation, plus pre- and post-layout timing across multiple corners.

Qualifications

• Bachelor's or Master's degree in Electrical Engineering, Electronics, Computer Engineering, or related field.
• Strong understanding of ASIC design flow from RTL to GDS.
• Hands-on experience with RTL synthesis, timing closure, and constraint development.
• Expertise in Synopsys Design Compiler/Fusion Compiler or Cadence Genus.
• Strong timing analysis knowledge using PrimeTime.
• Experience with low-power design methodologies and UPF-based flows.
• Good understanding of clocking architecture, timing constraints, and timing signoff.
• Proficiency in TCL and scripting languages such as Python or Perl.
• Excellent debugging, problem-solving, and cross-functional collaboration skills.

Responsibilities

• Own RTL-to-gate synthesis and timing closure for NPU IPs and subsystems.
• Develop and maintain synthesis flows, constraints, and automation for complex hierarchical designs.
• Drive pre-layout and post-layout timing closure across multiple modes and process corners.
• Optimize designs for PPA (Performance, Power, Area) targets using physical-aware synthesis methodologies.
• Create, validate, and maintain timing constraints (SDC), clock definitions, false paths, and multi-cycle paths.
• Collaborate with RTL, DFT, STA, and Physical Design teams to resolve QoR, timing, power, and convergence issues.
• Perform quality checks including LEC, CDC, lint, and low-power verification.
• Analyze and improve synthesis QoR through scripting and flow enhancements.
• Support tapeout activities and drive continuous improvements in synthesis methodologies.

Skills

RTL synthesis

Timing closure

Constraint development

TCL scripting

Python scripting

Perl scripting

Cross-functional collaboration

Education

Bachelor's degree in Electrical/Electronics Engineering, Computer Engineering, Engineering, or related field

Master's degree in Electrical/Electronics Engineering, Engineering, or related field

PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field

Tools

Design Compiler Fusion Compiler

Cadence Genus

PrimeTime

UPF flows

Job description

Company

Qualcomm India Private Limited

Job Area

Engineering Group, Engineering Group > ASICS Engineering

General Summary

Job Overview

We are seeking a highly motivated Synthesis Engineer/Lead to join our NPU (Neural Processing Unit) design team. In this role, you will drive RTL-to-GDS synthesis and timing closure for high-performance AI/ML accelerators used in next-generation SoCs. You will work closely with Architecture, RTL Design, STA, DFT, and Physical Design teams to deliver high-quality, power-efficient silicon on advanced technology nodes.

Minimum Qualifications

• Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.
• Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.
• PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.

Key Responsibilities

• Own RTL-to-gate synthesis and timing closure for NPU IPs and subsystems.
• Develop and maintain synthesis flows, constraints, and automation for complex hierarchical designs.
• Drive pre-layout and post-layout timing closure across multiple modes and process corners.
• Optimize designs for PPA (Performance, Power, Area) targets using physical-aware synthesis methodologies.
• Create, validate, and maintain timing constraints (SDC), clock definitions, false paths, and multi-cycle paths.
• Collaborate with RTL, DFT, STA, and Physical Design teams to resolve QoR, timing, power, and convergence issues.
• Perform quality checks including LEC, CDC, lint, and low-power verification.
• Analyze and improve synthesis QoR through scripting and flow enhancements.
• Support tapeout activities and drive continuous improvements in synthesis methodologies.

Required Qualifications

• Bachelor's or Master's degree in Electrical Engineering, Electronics, Computer Engineering, or related field.
• Strong understanding of ASIC design flow from RTL to GDS.
• Hands-on experience with RTL synthesis, timing closure, and constraint development.
• Expertise in Synopsys Design Compiler/Fusion Compiler or Cadence Genus.
• Strong timing analysis knowledge using PrimeTime.
• Experience with low-power design methodologies and UPF-based flows.
• Good understanding of clocking architecture, timing constraints, and timing signoff.
• Proficiency in TCL and scripting languages such as Python or Perl.
• Excellent debugging, problem-solving, and cross-functional collaboration skills.

Preferred Qualifications

• Experience working on AI/ML accelerators, NPU, DSP, GPU, CPU, or other high-performance compute architectures.
• Knowledge of advanced technology nodes (5nm, 4nm, 3nm and below).
• Experience with physical-aware synthesis and hierarchical design methodologies.
• Familiarity with LEC, CDC, lint, power analysis, and low-power verification flows.
• Proven track record of successful SoC or IP tapeouts.

Experience

• Senior Engineer: 3-5 years of relevant experience.
• Lead Engineer: 5-8 years of relevant experience.
• Staff Engineer: 8-12 years of relevant experience.
• Sr Staff Engineer: 12-18 years of relevant experience.
• Principal Engineer: 18+ years of relevant experience.

Applicants

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail [e-mail] or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.