Co-packaged Optics Engineer

QpiSemi

Bengaluru

Presencial

INR 1.800.000 - 3.000.000

Jornada completa

Hace 6 días
Sé de los primeros/as/es en solicitar esta vacante

Una candidatura completa en un minuto

Currículum y carta de presentación personalizados, listos para enviar.

Supera los filtros ATS

Descripción de la vacante

QpiSemi in Bengaluru seeks a Co-Packaged Optics (CPO) Engineer to develop and validate high‑performance optical interconnects for AI and HPC infrastructure. You will collaborate with hardware, photonics, and packaging teams to move dense optical engines from R&D to high‑volume manufacturing.

The role emphasizes multi‑chiplet integration, optical simulation, packaging processes, and rigorous electro‑optical testing with a focus on reliability and scalable production in a fast-paced environment.

Formación

  • Ph.D. or Master's in Optical Engineering, Physics, Electrical Engineering, or related field.
  • 3–5+ years in silicon photonics and advanced 2.5D/3D packaging (CoWoS/EMIB).
  • Proficiency with optical/electromagnetic solvers (Lumerical, Ansys, Zemax, Synopsys).
  • Hands-on testing with optical metrology equipment and lab automation (Python/LabVIEW).
  • Knowledge of optical loss, high-speed SerDes, failure modes (FMEA), and reliability modeling.

Responsabilidades

  • Design and validate next-generation optical interconnects for AI and HPC data centers.
  • Collaborate with hardware, photonics, and packaging teams to transition from R&D to high-volume manufacturing.
  • Model and evaluate coupling structures to minimize loss and define tolerances.
  • Develop package-level assembly processes, including fiber-to-chip alignment and thermal management.
  • Drive DFx/DFM guidelines with foundries and OSATs to scale prototypes to production.

Conocimientos

Optical engineering understanding
Reliability modeling
Test automation
Lab instrumentation

Educación

PhD or MSc in Optical Engineering or related field

Herramientas

Lumerical
Ansys
Zemax
Synopsys

Descripción del empleo

This comprehensive Co-Packaged Optics (CPO) Engineer job description outlines a pivotal role bridging hardware, ASIC, and optical design. It is highly optimized for talent acquisition in high-performance computing (HPC) and artificial intelligence (AI) infrastructure.

About the Role

As a Co-Packaged Optics (CPO) Engineer, you will develop and validate next-generation optical interconnects for artificial intelligence and hyperscale data center platforms. Working closely with hardware, photonic, and packaging teams, you will design, simulate, and transition dense optical engines from R&D to high-volume manufacturing.

key Responsibilities
  • CPO Architecture & Co-Design: Collaborate with system architects to design multi-chiplet heterogeneous integration packages, tightly coupling Photonic Integrated Circuits (PICs) with high-speed ASICs (e.g., GPUs/switches) on a shared silicon substrate.
  • Optical Simulation & Packaging: Model and evaluate optical coupling structures (grating/edge couplers, lenses, fiber arrays) to minimize optical loss, improve coupling efficiency, and define alignment tolerances.
  • Process Development: Develop package-level assembly processes—including both passive and active fiber-to-chip alignment strategies, hybrid bonding, and thermal management.
  • Validation & Testing: Execute electro-optical characterization (EO, OE, OO) measuring bandwidth, BER (Bit Error Rate), and eye diagrams. Define accelerated testing plans for reliability and qualification (Telcordia, JEDEC).
  • Supply Chain Collaboration: Engage with foundries, OSATs, and CMs to drive Design for Manufacturing (DfM) guidelines and scale prototypes into High-Volume Manufacturing (HVM).
Qualifications & Requirements
  • Education: Ph.D. or Master’s degree in Optical Engineering, Physics, Electrical Engineering, or a related discipline.
  • Experience: 3–5+ years of hands-on industry experience in silicon photonics and advanced 2.5D/3D packaging platforms (e.g., CoWoS, EMIB).
  • Simulation Skills: Proficiency with industry-standard optical and electro-magnetic solvers (e.g., Lumerical, Ansys, Zemax, Synopsys).
  • Testing & Lab Proficiency: Hands-on experience with optical test and metrology equipment, probe stations, and test automation (Python/LabVIEW).
  • Domain Knowledge: Strong grasp of optical loss mechanisms, high-speed SerDes, failure modes (FMEA), and reliability lifetime modeling.
Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

Silicon Photonics Switch Architect
Silicon Photonics Switch Architect

QpiSemi • Bengaluru

Presencial
INR 3.500.000 - 8.000.000
Sr Principal Engineer, Silicon Photonics Architect
Sr Principal Engineer, Silicon Photonics Architect

Renesas • Hyderabad

Presencial
INR 4.000.000 - 7.000.000
ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |8-12 years| Pune)
ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |8-12 years| Pune)

Cisco • Pune District

Presencial
INR 2.600.000 - 4.800.000
Optical CM Support Engineer - Operations Engineering Team
Optical CM Support Engineer - Operations Engineering Team

Nokia • Bengaluru

Presencial
INR 900.000 - 1.300.000
ASIC Engineering Digital Design Leader (Digital design, FSM, CPU sub-systems, complex SOCs | 12-16 Years | Pune/ Bangalore)
ASIC Engineering Digital Design Leader (Digital design, FSM, CPU sub-systems, complex SOCs | 12-16 Years | Pune/ Bangalore)

Cisco • Bengaluru

Presencial
INR 4.000.000 - 9.000.000
ASIC Engineering Digital Design Leader (Digital design, FSM, CPU sub-systems, complex SOCs | 12-16 Years | Pune/ Bangalore)
ASIC Engineering Digital Design Leader (Digital design, FSM, CPU sub-systems, complex SOCs | 12-16 Years | Pune/ Bangalore)

Cisco • Maharashtra

Presencial
INR 2.500.000 - 4.200.000
ASIC Engineering Digital Designer/ Leader ( digital design, FSM, CPU sub-systems, complex SOCs | 8-12 Years | Pune/ Bangalore)
ASIC Engineering Digital Designer/ Leader ( digital design, FSM, CPU sub-systems, complex SOCs | 8-12 Years | Pune/ Bangalore)

Cisco • Maharashtra

Presencial
INR 4.000.000 - 7.000.000
Sr. Staff Engineer, Silicon Validation
Sr. Staff Engineer, Silicon Validation

Ayar Labs, Inc. • Bengaluru

Presencial
INR 6.000.000 - 12.000.000
Silicon Photonics Modeling Engineer – Photonic Device & PIC Design
Silicon Photonics Modeling Engineer – Photonic Device & PIC Design

Best NanoTech • Bengaluru

Híbrido
INR 1.200.000 - 1.800.000
Application Engineer/Sr. Application Engineer - Photonics
Application Engineer/Sr. Application Engineer - Photonics

CADFEM India Pvt. Ltd. • Hyderabad

Presencial
INR 1.200.000 - 1.800.000