ASIC Design Verification Engineer | UVM | Exp 8+ Years

Cisco

Bengaluru

On-site

INR 1,500,000 - 2,100,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Cisco is seeking an experienced ASIC verification engineer to define, design and verify ASIC subsystems for deployment across Cisco platforms. You will join a multi-disciplinary team focusing on power, performance, and area goals, and contribute to industry-leading silicon solutions with exposure to hardware, software, telemetry, and security.

The role involves architecting DV environments, building test benches, and collaborating with designers and software teams to address post-silicon issues,

Qualifications

  • Bachelor’s or Master’s degree with relevant ASIC verification experience.
  • Proficiency in UVM/SystemVerilog and verification of ASIC blocks/top-level.
  • Experience building test benches from scratch and SV constraints/classes.
  • Scripting experience with Perl and/or Python.

Responsibilities

  • Architect DV infrastructure for block, cluster and top-level environments.
  • Develop DV infrastructure from scratch and improve existing ones.
  • Create test plans and tests for design qualification across levels.
  • Ensure complete verification coverage via code reviews and functional coverage.
  • Qualify RTL with Gate Level simulations on netlist.
  • Collaborate with designers/architects/software to debug post-silicon bring-up issues.
  • Support design testing in emulation and manage ASIC bring-up process.

Skills

UVM/SystemVerilog
ASIC verification
Test bench development
SystemVerilog constraints
Python
Perl

Education

Bachelor’s degree in Electrical/Computer Engineering
Master’s degree in relevant field

Tools

UVM
SystemVerilog
Verilog
Perl
Python
Emulation tools (Veloce/Palladium/HAPS)

Job description

Define, design and verify ASIC and ASIC subsystems to be deployed in a range of Cisco platforms. Contribute to a multi-disciplined engineering team to meet the power, performance, and area goals for products. Design, document, and develop ASIC subsystems for release in high volume and quality. Help define the process, methods, and tools for design and implementation of complex developments.

You will contribute to developing Cisco’s product solutions by crafting industry-leading sophisticated chips, with full exposure to all aspects of our systems and applications, including silicon, hardware, software, telemetry, and security.

Specific responsibilities include:

  • Architect block, cluster and top-level DV environment infrastructure.
  • Develop DV infrastructure from scratch.
  • Maintain and improve existing DV environments.
  • Develop test plans and tests for qualifying design at block, cluster and higher-level environments with mix of constraint random and advised stimulus.
  • Ensure complete verification coverage through implementation and review of code and functional coverage.
  • Ensure RTL quality with qualifying the design with Gate Level Simulations on netlist.
  • Collaborate closely with designers, architects, and software teams to address and debug issues during post-silicon bring-up, ensuring seamless integration and efficient performance.
  • Support testing of design in emulation.
  • Lead all aspects of and manage the ASIC bring-up process.
Minimum Qualifications
  • Bachelor’s Degree with 7+ years of relevant ASIC design verification experience.
  • Masters Degree with 5+ years of relevant ASIC design verification experience.
  • Proficient in ASIC verification using UVM/System Verilog.
  • Proficient in verifying sophisticated blocks, clusters and top level for ASIC.
  • Experience building test benches from scratch, hands on experience with System Verilog constraints, structures and classes.
  • Scripting experience with Perl and/or Python.
Preferred Qualifications
  • Experience with Forwarding logic/Parsers/P4.
  • Experience with Veloce/Palladium/Zebu/HAPS.
  • Formal verification (iev/vc formal) knowledge.
  • Demonstrated ability on one or more protocols (PCIe, Ethernet, RDMA, TCP).
Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Title: ASIC Design Verification Engineer | UVM | Exp 8+ Years
Title: ASIC Design Verification Engineer | UVM | Exp 8+ Years

Cisco Systems, Inc. • Bengaluru

On-site
INR 1,200,000 - 1,800,000
Title: ASIC Design Verification Engineer | UVM | Exp. 8+ years
Title: ASIC Design Verification Engineer | UVM | Exp. 8+ years

Cisco Systems, Inc. • Bengaluru

On-site
INR 1,500,000 - 2,200,000
ASIC Verification Technical Leader | Verilog, System Verilog, Testbench, UVM | Exp - 10+ years
ASIC Verification Technical Leader | Verilog, System Verilog, Testbench, UVM | Exp - 10+ years

Cisco Systems, Inc. • Bengaluru

On-site
INR 3,500,000 - 5,500,000
ASIC Design Verification Engineer | UVM | Exp. 8+ years
ASIC Design Verification Engineer | UVM | Exp. 8+ years

The Consensus • Bengaluru

On-site
INR 3,000,000 - 6,000,000
ASIC Verification Technical Leader | Verilog, System Verilog, Testbench, UVM | Exp - 10+ years
ASIC Verification Technical Leader | Verilog, System Verilog, Testbench, UVM | Exp - 10+ years

123 Cisco Systems (India) Private Limited • Bengaluru

On-site
INR 4,000,000 - 9,000,000
Leader/Manager, ASIC Design Verification Engineering || Verilog, UVM, TestBench, Technical Leadership, Hardware Emulation, SOC || Exp - 15 + years
Leader/Manager, ASIC Design Verification Engineering || Verilog, UVM, TestBench, Technical Leadership, Hardware Emulation, SOC || Exp - 15 + years

Cisco • Bengaluru

On-site
INR 5,000,000 - 12,000,000
ASIC Design Engineer | Exp 8+ Years
ASIC Design Engineer | Exp 8+ Years

Cisco • Bengaluru

On-site
INR 1,200,000 - 1,800,000
Title: ASIC Design Engineer | Exp 8+ Years
Title: ASIC Design Engineer | Exp 8+ Years

Cisco Systems, Inc. • Bengaluru

On-site
INR 1,500,000 - 2,500,000
ASIC Design Verification Engineer - 5 years to 13Years - Bangalore
ASIC Design Verification Engineer - 5 years to 13Years - Bangalore

Cisco Systems, Inc • Bengaluru

On-site
INR 900,000 - 1,400,000
Title: ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |8-12 year[...]
Title: ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |8-12 year[...]

Cisco Systems, Inc. • Pune District

On-site
INR 1,500,000 - 2,500,000