Architect - ASIC Digital IP Verification (Ethernet)

Synopsys, Inc.; Bengaluru; On-site; INR 3,000,000 - 6,000,000; Full time

Job summary

Synopsys, Inc. is seeking an experienced ASIC Digital Verification Engineer to drive verification for Interface IP protocols and mentor junior engineers. You will design verification environments, develop IP testbenches, and collaborate across design teams to ensure high-quality silicon.

The role emphasizes rigorous test planning, functional coverage, and continuous process improvement in a fast-paced environment.

Qualifications

• 12+ years of ASIC digital verification experience with Interface IP protocols such as PCIe, CXL, DDR, Ethernet, AMBA.
• Proficiency in SystemVerilog, SVA and UVM methodologies.
• Strong understanding of digital design and verification concepts.
• Familiarity with RTL design through synthesis and IP development flow.
• Experience with simulation tools such as VCS or ModelSim.
• Strong analytical and problem-solving skills with effective cross-functional communication.
• Excellent communication and mentorship abilities.

Responsibilities

• Design, implement and optimize verification environments for Interface IP protocols.
• Create, execute and track detailed test plans to verify complex ASIC designs.
• Develop and maintain verification IP and testbenches using SystemVerilog and UVM.
• Collaborate with design and architecture teams to identify and fix bugs.
• Perform functional coverage analysis and drive coverage closure.
• Mentor and guide junior verification engineers in best practices.

Skills

SystemVerilog

UVM

SVA

ASIC verification

Testbench development

Debugging

Simulation tools

Tools

VCS

ModelSim

Job description

We Are:

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

You Are:

An experienced and highly skilled ASIC Digital Verification Engineer with a passion for ensuring the highest quality in digital design. You have a deep understanding of verification methodologies and are proficient in using advanced verification tools and techniques. Your expertise allows you to work independently, taking on complex challenges and delivering innovative solutions. You are detail-oriented, with a strong analytical mindset, and can communicate effectively with various stakeholders. Your ability to mentor and lead junior engineers is a testament to your extensive experience in the field. You thrive in a collaborative environment and are committed to continuous learning and improvement.

What You’ll Be Doing:

• Designing, implementing and optimizing verification environments to ensure the correctness of Interface IP protocols.
• Creating, executing and tracking against detailed test plans to verify complex ASIC designs.
• Developing and maintaining verification IP and testbenches using System Verilog and UVM.
• Collaborating with design and architecture teams identifying fix bugs.
• Performing functional coverage analysis and driving coverage closure.
• Mentoring and guiding junior verification engineers in best practices and methodologies.

The Impact You Will Have:

• Ensuring the delivery of high-quality, reliable ASIC designs that meet customer specifications.
• Enhancing the robustness and efficiency of our verification processes and methodologies.
• Contributing to the successful launch of Interface IP products, impacting various industries.
• Driving innovation and excellence within the verification team.
• Improving the overall performance and functionality of Synopsys' IP offerings.
• Fostering a culture of continuous improvement and technical excellence.

What You’ll Need:

• Extensive experience with 12+ years in ASIC digital verification, specifically with Interface IP protocols, such as PCIe, CXL, DDR, Ethernet, AMBA (CHI, AXI, AHB, APB).
• Proficiency in System Verilog, SVA and UVM methodologies.
• Strong understanding of digital design and verification concepts.
• Familiarity with wider digital ASIC and IP development flow, including RTL design through synthesis.
• Experience with simulation tools such as VCS, Model Sim, or similar.
• Strong analytical and problem-solving skills, with the ability to tackle complex and unique design challenges.
• Excellent communication skills, with the ability to effectively collaborate with cross-functional teams and stakeholders.

Who You Are:

• Detail-oriented with a strong analytical mindset.
• Excellent communicator, able to convey complex technical concepts clearly.
• Collaborative team player who thrives in a dynamic environment.
• Proactive and self-motivated, with a commitment to continuous learning.
• Mentor and leader, capable of guiding and developing junior engineers.

The Team You’ll Be A Part Of:

You will be part of a highly skilled and motivated verification team focused on delivering cutting-edge Interface IP solutions. The team is dedicated to maintaining the highest standards of quality and performance, working collaboratively to tackle complex verification challenges. You will have the opportunity to work alongside industry experts and contribute to the development of next-generation technologies.

Rewards and Benefits:

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.