Una candidatura completa en un minuto
Currículum y carta de presentación personalizados, listos para enviar.
Intellectual Capital Resources Ltd is seeking a Principal System Architect to lead architectural direction for 5G, modem and signal‑processing products across software, FPGA and ASIC platforms.
You will drive requirements definition, system decomposition and interface design while guiding multi‑discipline teams and engaging with customers on technical needs. Hybrid working and a competitive package are offered.
Our client is a technology company developing communications systems and signal-processing IP for commercial wireless applications. They are looking for a Principal System Architect to provide technical leadership across the architecture and development of communications products targeting software, FPGA and ASIC platforms. The Principal System Architect will take responsibility for establishing architectural direction, evaluating complex implementation trade-offs and ensuring alignment between system requirements, product development and engineering implementation. The position combines deep communications expertise with cross-functional technical leadership and direct customer engagement, working across systems, algorithms, software, FPGA and ASIC engineering disciplines.
As a Principal System Architect, your responsibilities will include:
For this Principal System Architect position, our client is looking for someone with experience in:
Desirable experience includes communications IP development for FPGA or ASIC, satellite or Non-Terrestrial Network (NTN) communications, hardware-accelerated DSP, fixed-point modelling and FPGA-to-ASIC migration. Experience with MATLAB, Python or C++, alongside technical roadmap development and mentoring, would also be beneficial.
This Principal System Architect opportunity offers significant influence over the technical direction of commercial communications IP, combining architectural ownership with customer-facing technical work and leadership across multiple engineering disciplines. The position offers exposure to FPGA and ASIC development, hybrid working, a performance-related bonus of up to 20%, EMI share options, pension and private health insurance.