Job Search and Career Advice Platform

¡Activa las notificaciones laborales por email!

Senior Verification & Validation Engineer (Permanent)

Berkeley Square - Talent Specialists in IT & Engineering

Madrid

Presencial

EUR 50.000 - 75.000

Jornada completa

Hace 2 días
Sé de los primeros/as/es en solicitar esta vacante

Genera un currículum adaptado en cuestión de minutos

Consigue la entrevista y gana más. Más información

Descripción de la vacante

A leading technology recruitment firm is seeking a skilled professional to join a fast-growing European semiconductor company in Madrid. The role involves leading RTL verification for advanced AI / ML platforms and developing testbenches using UVM. Candidates should have a Master's or PhD in Electrical Engineering or Computer Science, along with 5–8 years of experience in digital verification. Strong scripting skills in Python, Bash, and Tcl are essential. This position provides an exciting opportunity to work with cutting-edge technology and collaborate with design and architecture teams.

Formación

  • Master's or PhD in Electrical Engineering or Computer Science.
  • 5–8+ years of experience in digital verification.
  • Strong programming skills in Python, Bash, and Tcl.

Responsabilidades

  • Lead RTL verification for next-gen AI/ML compute platforms.
  • Develop and execute UVM-based testbenches.
  • Automate verification workflows.

Conocimientos

RTL verification
UVM-based testbenches
Scripting (Python, Bash, Tcl)
Problem-solving

Educación

Master’s or PhD in EE / CS

Herramientas

SystemVerilog
Descripción del empleo
About the Role

Join a fast‑growing European semiconductor company developing customizable high‑performance RISC‑V cores with vector / tensor acceleration and proprietary high‑bandwidth memory IP.

Key Responsibilities
  • You’ll lead RTL verification for next‑gen AI / ML compute platforms.
  • Develop and execute UVM‑based testbenches for complex IP and SoCs.
  • Apply formal and dynamic verification techniques.
  • Drive coverage analysis, regressions, and debug.
  • Collaborate closely with design and architecture teams.
  • Automate verification workflows (Python, Bash, Tcl).
Requirements
  • Master’s or PhD in EE / CS.
  • 5–8+ years in digital verification (SystemVerilog / UVM).
  • Strong scripting and simulation tool experience.
  • Fluent English (C1).
  • Team player with excellent problem‑solving skills.
Nice to Have
  • RISC‑V core or SoC verification experience.
  • Knowledge of vector / tensor compute or memory architectures.
Consigue la evaluación confidencial y gratuita de tu currículum.
o arrastra un archivo en formato PDF, DOC, DOCX, ODT o PAGES de hasta 5 MB.