Hardware Research Engineer(Fixed Term)

Huawei

Zürich

Vor Ort

CHF 130.000 - 180.000

Vollzeit

vor 30 Stunden
Sei unter den ersten Bewerbenden
Bewerbungsgenerator

Erhalte eine Antwort von diesem Arbeitgeber — ein Lebenslauf und ein Anschreiben, die genau auf die Eigenschaften eingehen, die gesucht werden.

Schaffe es an den ATS-Filtern vorbei

Benefits dieser Stelle

Competitive salary
Zurich location
Open, curiosity-driven environment

Zusammenfassung

Huawei Technologies Switzerland AG, based in Zurich, seeks a Hardware Research Engineer to design the cube/matrix/tensor core for next‑generation AI workloads. You will shape microarchitecture for matrix-multiply-accumulate units and extend cube primitives for new formats and sparsity.

Daily collaboration with experts at Huawei Headquarters in China, focusing on high‑performance digital hardware and AI acceleration in a multicultural Zurich environment with growth opportunities.

Qualifikationen

  • Master or PhD in Electrical/Computer Engineering or equivalent industrial experience.
  • Several years of designing and optimising high-performance digital hardware: arithmetic units, accelerators, and/or CPU/GPU/NPU/TPU blocks.
  • Fluency in hardware description language (HDL) such as Verilog or VHDL, plus tool stacks like Yosys/Verilator/OpenROAD.

Aufgaben

  • Define the microarchitecture of the next-generation matrix-multiply-accumulate units: data flow, operand reuse, pipelining, accumulation strategy, and utilisation across realistic workloads.
  • Extend the cube cores primitives to support emerging numerical formats, sparsity, and fundamental AI algorithms (GEMM, attention, convolution).
  • Coordinate development daily with experts at Huawei Headquarters in China.

Kenntnisse

HDL design
Verilog/VHDL
High-performance hardware
AI workloads
Communication

Ausbildung

Master or PhD in Electrical/Computer Engineering

Tools

Yosys
Verilator
OpenRoad

Jobbeschreibung

Huawei envisions a world where technology connects people, empowers industries, and unlocks human potential. Guided by its mission to enrich lives through communication and intelligent innovation, Huawei stands at the forefront of global digital transformation. As a leader in Information and Communications Technology (ICT), the company pioneers breakthroughs in artificial intelligence, cloud computing, and smart devices—building the intelligent foundation of a fully connected world.
Through its Carrier, Enterprise, and Consumer business groups, Huawei delivers resilient digital infrastructure, advanced cloud and AI platforms, and transformative devices that enable progress at every level. Supporting 45 of the world’s top 50 telecom operators and serving one-third of the global population across more than 170 countries, Huawei is shaping a future where connectivity becomes a powerful catalyst for opportunity and sustainable growth.
This spirit of bold innovation is embodied by Huawei Technologies Switzerland AG. From its research hubs in Zurich and Lausanne, pioneering teams push the boundaries of High-Performance Computing, Computer Architecture, Computer Vision, Robotics, Artificial Intelligence, Neuromorphic Computing, Wireless Technologies, and Networking—architecting the intelligent systems that will define tomorrow’s digital era.
For our Computing and AI Systems Research Lab, we are hiring a Hardware Research Engineer to design the cube/matrix/tensor core of tomorrow.

Responsibilities:
  • Define the microarchitecture of the next-generation matrix-multiply-accumulate units: data flow, operand re-use, pipelining, accumulation strategy, and utilisation across realistic workloads
  • Extend the cube cores primitives to support emerging numerical formats, sparsity, and fundamental algorithms in AI (GEMM, attention, convolution, etc.)
  • Communicate and coordinate development at a daily basis with experts at the Huawei Headquarters in China
Requirements:
  • A Master or PhD in Electrical/Computer Engineering or equivalent industrial experience
  • Several years of designing and optimising high-performance digital hardware: arithmetic units, accelerators, and/or CPU/GPU/NPU/TPU blocks
  • Fluency in hardware description language (HDL), e.g., Verilog, VHDL, and the EDA tools and performance-analysis software stack, e.g., Yosys, Verilator, OpenRoad, etc.
  • A deep understanding of contemporary and future AI/TPU workloads and an eagerness to extend tensor core primitives to improve performance and versatility
  • Excellent written and verbal communication skills with a proven ability to present complex technical information clearly and concisely to a variety of audiences. Collaborative work style with the ability to work in a multicultural environment.
Why join us:
  • Collaborate with world-class scientists and engineers in an open, curiosity-driven environment;
  • Access to state-of-the art technology and tools;
  • Opportunities for professional growth and development;
  • Competitive salary, and a high quality of life in Zurich, at the center of Europe;
  • Last but certainly not least: be part of innovative projects that make a difference.
Hol dir deinen kostenlosen, vertraulichen Lebenslauf-Check.
oder ziehe deine Datei hierhin.
Similar jobs

Ähnliche Jobs, die dir auch gefallen könnten

(Senior) Researcher in SoC Architecture
(Senior) Researcher in SoC Architecture

Huawei • Zürich

Vor Ort
CHF 130.000 - 170.000
AI Hardware Architect for Next-Gen Matrix Cores in Zurich
AI Hardware Architect for Next-Gen Matrix Cores in Zurich

Huawei • Zürich

Vor Ort
CHF 130.000 - 180.000
Competitive salary
Zurich location
Open, curiosity-driven environment
Senior Researcher AI Compiler Architecture
Senior Researcher AI Compiler Architecture

Huawei • Zürich

Vor Ort
CHF 120.000 - 160.000
(Senior) Researcher in SoC Architecture (Wireless Technologies)
(Senior) Researcher in SoC Architecture (Wireless Technologies)

Huawei Technologies Switzerland AG • Dübendorf

Vor Ort
CHF 120.000 - 180.000
Competitive salary
State-of-the-art technology
Lead Kernel Engineer/Architect
Lead Kernel Engineer/Architect

EPAM Systems • Zürich

Hybrid
CHF 180.000 - 240.000
5 weeks of vacation
ESPP (Employee Stock Purchase Plan)
Enhanced parental leave
+5
Lead Kernel Engineer/Architect
Lead Kernel Engineer/Architect

EPAM Systems • Basel

Hybrid
CHF 180.000 - 240.000
ESPP
Vacation: 5 weeks
Enhanced parental leave
+5
Senior SoC Architect for Wireless & HPC Innovation
Senior SoC Architect for Wireless & HPC Innovation

Huawei • Zürich

Vor Ort
CHF 130.000 - 170.000
Lead Software Engineer
Lead Software Engineer

Ignite Next GmbH • Zürich

Hybrid
CHF 140.000 - 190.000
Electronics Engineer
Electronics Engineer

3Brain AG • Freienbach

Vor Ort
CHF 110.000 - 150.000
Dynamic and stimulating work env
Growth opportunities
Technical challenges and adventures
+1
Senior HPC and AI Network Software Architect
Senior HPC and AI Network Software Architect

NVIDIA Switzerland AG • Zürich

Vor Ort
CHF 180.000 - 250.000
Competitive salary and benefits
Relocation assistance
Comprehensive benefits package
+1