EDA/CAD Engineer

Kandou AI

Saint-Sulpice

On-site

CHF 140,000 - 200,000

Full time

12 days ago

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Kandou is seeking an experienced EDA/CAD Engineer to manage and automate the integrated analog/digital EDA environment across Cadence, Synopsys, and Siemens Calibre toolchains. You will support, install, and optimize flows for simulation, parasitics, and verification at advanced technology nodes.

The role requires strong scripting, multi-project flow setup, and collaboration with design teams. Based in Switzerland (St-Sulpice) or other locations, with global collaboration across RnD.

Qualifications

  • Bachelor or Master of Science Degree in Electrical Engineering, Computer Engineering, or Computer Science.
  • 10+ years in an EDA/CAD engineering supporting both analog and digital IC design teams.
  • Hands-on expertise with Cadence Virtuoso Schematic/Layout, ADE, Spectre/APS/AFS; Physical Verification with Calibre/PEGASUS; Parasitic Extraction with Quantus; Digital Implementation with Design Compiler, IC Compiler II, and Innovus.
  • Proven experience at advanced technology nodes and associated PDKs; knowledge of tool licensing, revision control, and release management.
  • Deep data management experience (Git, Cliosoft) enabling multi-project flow and tagging.

Responsibilities

  • Manage and maintain an integrated analog/digital EDA environment, including installation, configuration, and support of Cadence, Synopsys, and Siemens Calibre/AFS tools.
  • Develop, automate, and validate robust CAD flows for simulation, physical verification, parasitic extraction, and reliability analysis.
  • Provide expert guidance to analog and digital design engineers; troubleshoot tool issues; optimize design methodologies for performance and quality.
  • Serve as primary technical contact with EDA vendors to resolve issues, drive bug fixes, and evaluate new tool versions/features.
  • Contribute to installation, qualification, and deployment of PDKs for advanced technology nodes.
  • Create and maintain clear documentation, training materials, and scripts to enable tool usage and flow adoption.
  • Identify bottlenecks and implement productivity improvements in design flows.

Skills

Shell
Python
Perl
Tcl
SKILL
Digital IC design
Analog IC design
Communication
Problem solving
EDA/CAD flow
Git/CLIso

Education

Bachelor or Master of Science in Electrical Engineering/CS

Tools

Cadence Virtuoso
Synopsys Design Compiler
IC Compiler II
Cadence Innovus
Siemens Calibre/AFS
Cadence Pegasus
Cadence Quantus
Git
Cliosoft

Job description

At Kandou, we are redefining the economics of AI infrastructure. Our mission is to democratise AI by significantly reducing the Total Cost of Ownership (TCO) of hardware systems — a critical barrier to scalable adoption.

Our proprietary MIMO-over-copper technology powers a high-performance, chiplet-based AI memory fabric that is both scalable and energy-efficient. Unlike traditional interconnects, our solution reduces power consumption significantly while preserving high bandwidth and ultra-low latency — unlocking unprecedented efficiency for AI training and inference at scale.

Kandou’s architecture is not just an incremental improvement — it’s a foundational shift in how AI hardware is built for the future.

We are actively seeking an EDA/CAD Engineer, based either in UK (Cambridge or Reading), Switzerland (St-Sulpice), or India (Hyderabad or Bangalore)

Department: RnD
Key Responsibilities
  • Manage and maintain an integrated analog/digital EDA environment, including installation, configuration, and support of tools such as Cadence Virtuoso, Synopsys platforms, and Siemens Calibre/AFS.

  • Flow development & automation: design, automate, and validate robust CAD flows for simulation, physical verification, parasitic extraction, and reliability analysis.

  • Methodology support: provide expert guidance to analog and digital design engineers; troubleshoot tool issues; optimize design methodologies for performance and quality.

  • Vendor management: serve as the primary technical contact with EDA vendors to resolve complex issues, drive bug fixes, and evaluate new versions/features.

  • PDK installation & support: contribute to installation, qualification, and deployment of PDKs for advanced technology nodes.

  • Design enablement: create and maintain clear documentation, training materials, and scripts so teams can use tools and flows effectively.

  • Continuous improvement: proactively identify bottlenecks and implement solutions that improve productivity, accuracy, and turnaround time.

Skills
  • Strong programming skills: Shell, Python, Perl, Tcl, SKILL; ability to develop simple GUIs; Make-based build automation.

  • Solid understanding of the full chip-design lifecycle and digital, analog, and mixed‑signal IC design flows.

  • Strong communication and interpersonal skills; collaborates effectively with engineering teams and vendors.

  • Excellent problem‑solving skills with the ability to prioritize and manage multiple tasks in a fast‑paced environment.

  • Proficient in EDA/CAD flow development while balancing stakeholder needs (quality, schedule, and compute efficiency).

  • Ability to quickly learn, understand, maintain, and enhance complex software design tools.

Experience
  • Bachelor or Master of Science Degree, in Electrical Engineering, Computer Engineering, Computer Science.

  • 10+ years in an EDA/CAD engineering supporting both analog and digital IC design teams.

  • Proven experience at advanced technology nodes and associated PDKs. Practical knowledge of industry-standard methodologies, tool licensing, revision control, and release management.

  • Hands-on expertise with key tools across: Analog/RF (Cadence Virtuoso Schematic/Layout, ADE, Spectre/APS/AFS), Physical Verification (Siemens Calibre; Cadence Pegasus), Parasitic Extraction (Cadence Quantus), and Digital Implementation (Synopsys Design Compiler & IC Compiler II; Cadence Innovus).

  • Proven experience at advanced technology nodes and associated PDKs.

  • Practical knowledge of industry-standard methodologies, tool licensing, revision control, and release management.

  • Deep data management experience (Git, Cliosoft) enabling consistent, flexible multi‑project/multi‑discipline flow setup and database tagging.

Visit us at www.kandou.ai and https://www.linkedin.com/company/kandou-ai/

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

EDA/CAD Engineer
EDA/CAD Engineer

Academic Key • Saint-Sulpice

Remote
CHF 150,000 - 210,000
Senior EDA/CAD Engineer - Analog & Digital Flows Architect
Senior EDA/CAD Engineer - Analog & Digital Flows Architect

Academic Key • Saint-Sulpice

Remote
CHF 150,000 - 210,000
Senior EDA/CAD Engineer - Analog & Digital Flows
Senior EDA/CAD Engineer - Analog & Digital Flows

Kandou AI • Saint-Sulpice

On-site
CHF 140,000 - 200,000
Advanced R&D - Physical Design Engineer
Advanced R&D - Physical Design Engineer

Kandou AI • Saint-Sulpice

On-site
CHF 120,000 - 170,000
Director of Silicon Characterization
Director of Silicon Characterization

Kandou AI • Saint-Sulpice

On-site
CHF 180,000 - 260,000
Digital Design Engineer
Digital Design Engineer

Kandou Bus SA • Saint-Sulpice

On-site
CHF 110,000 - 160,000
Physical Design Engineer
Physical Design Engineer

Kandou Bus SA • Saint-Sulpice

On-site
CHF 120,000 - 180,000
Analog SerDes Architect
Analog SerDes Architect

Kandou Bus SA • Lausanne

On-site
CHF 110,000 - 150,000
Director of Silicon Characterization 100%
Director of Silicon Characterization 100%

Kandou Bus SA • Saint-Sulpice

On-site
CHF 180,000 - 250,000
Advanced R&D SerDes Architecture and Modeling Engineer
Advanced R&D SerDes Architecture and Modeling Engineer

Kandou Bus SA • Saint-Sulpice

On-site
CHF 110,000 - 170,000
Top locations