SoC Interconnect Technology Team Lead

Arm

Toronto

On-site

CAD 180,000 - 250,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Arm is seeking an experienced SoC Interconnect Technology Team Lead to drive architecture, design, and execution of next-generation interconnect solutions for advanced SoCs.

The role focuses on scalable interconnect fabrics, performance, power efficiency, and system-level optimization across mobile, battery-powered, and high-performance compute platforms. You will lead cross-functional teams and influence tape-out success.

Qualifications

  • 15+ years of experience in SoC architecture/design.
  • Proven track record delivering large-scale SoCs for mobile, battery-powered, or compute platforms.
  • Deep understanding of coherent/interconnect protocols and NOc/NoC-based fabrics.

Responsibilities

  • Lead the architecture and development of coherent and non-coherent interconnect fabrics for complex SoCs.
  • Define and drive system-level interconnect strategies including topology, QoS, latency, bandwidth, and power optimization.
  • Collaborate with CPU, GPU, NPU, memory, and system teams to ensure performance scaling.
  • Drive adoption and implementation of industry standards (e.g., AMBA AXI/ACE/CHI).
  • Own performance modeling, analysis, and bottleneck identification across use cases.
  • Guide microarchitecture, RTL design, and verification strategy for interconnect IP.
  • Lead debug and root-cause analysis of complex system-level issues.
  • Mentor and grow a team of architects and engineers.
  • Contribute to roadmap planning for next-generation SoC interconnect technologies.

Skills

SoC architecture
System-level optimization
Team leadership
Performance modeling
Cross-functional collaboration

Job description

We are seeking an experienced SoC Interconnect Technology Team Lead to drive the architecture, design, and execution of next-generation coherent and non-coherent interconnect solutions for advanced SoCs. This role requires deep expertise in scalable interconnect fabrics across mobile, battery-operated, and large-scale compute systems, with a strong focus on performance, power efficiency, and system-level optimization.

Key Responsibilities
  • Lead the architecture and development of coherent and non-coherent interconnect fabrics for complex SoCs.
  • Define and drive system-level interconnect strategies, including topology, Quality of Service (QoS), latency, bandwidth, and power optimization.
  • Collaborate with CPU, GPU, NPU, memory, and system teams to ensure seamless integration and performance scaling.
  • Drive adoption and implementation of industry standards (e.g., AMBA AXI/ACE/CHI or equivalent).
  • Own performance modeling, analysis, and bottleneck identification across use cases.
  • Guide microarchitecture, RTL design, and verification strategy for interconnect IP.
  • Lead debug and root-cause analysis of complex system-level issues.
  • Mentor and grow a team of architects and engineers.
  • Contribute to roadmap planning for next-generation SoC interconnect technologies.
Required Qualifications
  • 15+ years of experience in SoC architecture/design, with a focus on interconnects or system fabrics.
  • Proven track record of delivering large-scale SoCs (mobile, battery-powered, or high-performance compute platforms).
  • Deep understanding of coherent interconnect protocols (e.g., AMBA ACE, CHI, CCIX, CXL, or similar).
  • Strong experience with non-coherent interconnects (AXI, NoC-based fabrics, etc.).
  • Expertise in performance analysis, modeling, and system trade-offs (latency, bandwidth, power).
  • Solid knowledge of cache coherency, memory hierarchy, and system architecture.
  • Experience leading cross-functional teams and driving complex projects to tape-out.
Preferred Qualifications
  • Experience with battery-optimized SoC design (low power, DVFS, power domains).
  • Familiarity with AI/ML accelerators, GPUs, or heterogeneous compute systems.
  • Exposure to network-on-chip (NoC) design methodologies and tools.
  • Experience with silicon bring-up and post-silicon validation.
  • Strong leadership, communication, and stakeholder management skills.
What You’ll Bring
  • Strategic thinking with strong execution capability.
  • Ability to influence architecture across multiple subsystems.
  • Passion for building scalable, high-performance, and power-efficient systems.
  • A track record of mentoring and building high-impact teams.

Arm is an equal opportunity employer, committed to providing an environment of mutual respect where equal opportunities are available to all applicants and colleagues. We are a diverse organization of dedicated and innovative individuals, and do not discriminate on the basis of race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

SoC Interconnect Technology Team Lead
SoC Interconnect Technology Team Lead

Arm Limited • Toronto

Hybrid
CAD 285,000 - 337,000
Senior Director, SoC Power and Clocking Technology
Senior Director, SoC Power and Clocking Technology

Arm • Toronto

Hybrid
CAD 285,000 - 336,000
Competitive base salary
Annual bonus
RSUs
+5
Connectivity Project Engineer, Principal
Connectivity Project Engineer, Principal

Socket.dev • Toronto

On-site
CAD 180,000 - 240,000
Senior Director, SoC Power and Clocking Technology
Senior Director, SoC Power and Clocking Technology

Arm Limited • Toronto

Hybrid
CAD 398,000 - 468,000
Annual bonus
RSUs
401k matching
+3
Staff Engineer, SoC RTL Design
Staff Engineer, SoC RTL Design

Tenstorrent • Old Toronto

On-site
CAD 80,000 - 150,000
SoC Data Path Engineer
SoC Data Path Engineer

AMD • Markham

Hybrid
CAD 110,000 - 150,000
SoC Data Path Engineer
SoC Data Path Engineer

Advanced Micro Devices • Markham

Hybrid
CAD 110,000 - 150,000
AMD benefits at a glance
Senior PCIe Design Engineer
Senior PCIe Design Engineer

Arm Limited • Toronto

Hybrid
CAD 125,000 - 171,000
RSUs
RRSP matching
PTO allowance
+2
Principal Hardware Engineer
Principal Hardware Engineer

Broadcom Inc. • Ottawa

On-site
CAD 100,000 - 130,000
SoC Physical Design Implementation Lead
SoC Physical Design Implementation Lead

AMD • Markham

Hybrid
CAD 180,000 - 240,000