Principal High-Speed Analog Layout Design Engineer

Socket.dev; Ottawa; On-site; CAD 120,000 - 180,000; Full time

Job summary

Socket.dev in Ottawa, Canada is seeking a Senior/Principal Analog Layout Engineer to drive the layout of high-performance IP blocks. You will lead floor planning, block integration, and verification for ADCs, DACs, PLLs, and related circuits, partnering with circuit designers and CAD/PDK teams.

You will mentor junior engineers across time zones, enforce layout best practices, and engage in layout reviews to ensure first-pass silicon success.

Qualifications

• Minimum 10+ years of hands-on analog/mixed-signal layout design experience in advanced CMOS/FinFET technologies.
• Proven leadership in owning IP layout macros or full-chip-level layout at FinFET nodes (TSMC preferred).
• At least 1 year of experience with TSMC FinFET process nodes (N3, N5, N7, or N16).
• Deep understanding of device physics, layout-dependent effects (LOD, WPE, OSE, LDE, etc.).
• Experience collaborating with international teams and communicating layout trade-offs clearly.

Responsibilities

• Lead and own the physical layout design of complex analog/mixed-signal macros from floor planning through final verification.
• Collaborate with schematic designers to optimize layout solutions for performance, matching, symmetry, and reliability.
• Mentor junior layout engineers/contractors across multiple time zones; enforce best practices in layout design and verification.
• Perform and debug LVS/DRC/PERC/ERC and other signoff checks using industry-standard tools (Pegasus, Calibre, etc.).
• Contribute to chip-level planning including top-level floor planning, block integration, and power grid design.
• Participate in layout design reviews and provide technical leadership for layout quality and schedule adherence.
• Support automation initiatives through scripting (SKILL, TCL, Python is a plus).

Skills

Analog/mixed-signal layout

CMOS/FinFET

LVS/DRC/PERC

Floor planning

Routing and grid design

Mentoring

Schematic/layout collaboration

Scripting (Python/TCL)

International collaboration

Tools

Cadence Virtuoso

Calibre

Pegasus

Layout verification

Job description

We are seeking a Senior/Principal Analog Layout Engineer to drive the layout design of complex analog and mixed-signal IP blocks that are at the heart of our advanced optical communication systems. As a key member of the Analog & Mixed-Signal (AMS) design team, you will lead layout development of critical blocks such as ADCs, DACs, PLLs, and other high-performance analog/mixed-signal circuits. You will interface closely with circuit designers, CAD/PDK teams, and other layout engineers to ensure first-pass silicon success. This is a hands-on technical role ideal for someone who thrives in a fast-paced environment and enjoys mentoring others while contributing directly to cutting-edge chip development.

Key Responsibilities

• Lead and own the physical layout design of complex analog/mixed-signal macros (e.g., ADCs, DACs, PLLs), from floor planning through final verification
• Collaborate closely with schematic designers to create optimal layout solutions considering performance, matching, symmetry, and reliability
• Mentor and guide junior layout engineers/contractors across multiple time zones, enforcing best practices in layout design and verification
• Perform and debug full hierarchy LVS, DRC, PERC, ERC, and other signoff checks using industry-standard tools (Pegasus, Calibre, etc.)
• Contribute to chip-level planning including top-level floor planning, block integration, power grid implementation, and signal routing
• Participate in layout design reviews and provide technical leadership for layout quality, verification completeness, and schedule adherence
• Support automation initiatives through scripting and tool customization (SKILL, TCL, Python is a plus)

Required Qualifications

• Minimum 10+ years of hands-on analog/mixed-signal layout design experience and in advanced CMOS/FinFET technologies
• Proven track record of top-level integration IP layout macros and preparing IPs for handoff to Physical Design
• Proven leadership in owning major IP layout macros or full-chip-level layout at FinFET nodes (TSMC preferred)
• At least 1 year of experience with TSMC FinFET process nodes (N3, N5, N7, or N16)
• Deep understanding of device physics, layout-dependent effects (LOD, WPE, OSE, LDE, etc.), and their impact on circuit performance
• Strong expertise in layout best practices for device matching, noise isolation, ESD protection, symmetry, and parasitic minimization
• Proficiency in floor planning, hierarchical block integration, routing strategy, and power/ground grid design
• Expertise with Cadence Virtuoso, Calibre, Pegasus, and other layout and verification tools
• Familiarity with layout verification flows, including LVS, DRC, PERC, Density, DFM, ERC, and Antenna rules
• Experience working in collaborative environments with international and remote teams
• Strong documentation and communication skills with the ability to clearly present layout trade-offs and status to cross-functional teams
• Experience using revision control systems for layout design management

Preferred Qualifications

• Exposure to optical or high-speed analog interfaces is a strong plus
• Working knowledge of SKILL, TCL, or Python for layout automation or design flow optimization
• Proven ability to collaborate with international teams (U.S., Canada, Argentina)
• Strong organizational skills with high attention to detail and follow-through
• Ability to multi-task and prioritize in a fast-paced, dynamic environment
• Proactive, eager-to-learn mindset with excellent problem-solving skills

What We Offer

• The chance to play a foundational role at a high-growth semiconductor start-up
• Exposure to a wide variety of cross functional teams
• A collaborative, international team culture where ideas and initiative are valued
• The opportunity to grow alongside Celero as we scale and shape the future of our industry
• A foundational role at a fast-growing semiconductor start-up shaping the future of AI and data center connectivity