IP Design Intern

Altera; Toronto; On-site; CAD 90,000 - 100,000; Part time

Job summary

Altera is seeking a student/intern to join the IP Solutions Engineering team in Toronto. You will help develop and verify External Memory IP cores for DDR5/LPDDR5 memories, working across FPGA architectures, design implementation, and documentation.

Collaboration with silicon, validation, and application teams is essential. The role emphasizes architecture, verification, and integration, with exposure to high-speed interfaces and customer-facing support.

Qualifications

• Pursuing a BS degree in Computer Engineering, Engineering Science, Electrical Engineering, Computer Science or related field.
• 3+ months of experience in Digital logic hardware design or verification.
• 3+ months of experience in scripting languages and/or software programming (Python/TCL/Perl and/or C/C++)

Responsibilities

• Architecture and design for DDR and LPDDR interfaces.
• RTL development.
• Device support and CAD tool integration.
• Verification (IP, methodologies, frameworks, tests).
• Hardware power-on and debug.
• New product release and rollout support.
• Customer technical support.

Skills

Digital logic hardware

SystemVerilog

Verilog

VHDL

Python

C/C++

Education

BS degree in Computer Engineering / Electrical Engineering / CS

Job description

Job Details

About Altera

At Altera™, our independence as the world's largest pure-play FPGA solutions provider gives us the focus, speed, and agility to innovate without compromise. With more than four decades of industry-leading FPGA expertise, our singular mission is to deliver the programmable technologies that help customers differentiate, innovate, and scale across rapidly evolving markets like AI, cloud, networking, and edge. As an independent company, we move faster, invest deeper, and partner more closely-empowering our teams to drive breakthrough innovation and shape the future of the FPGA industry.

About the Role

Join Altera IP solutions team and work on cutting edge FPGA RTL and IP design! Altera's IP Solutions Engineering (IPSE) team develops comprehensive solutions to provide customers easy and efficient access to the capabilities of Altera's FPGA devices. These solutions are provided as highly configurable intellectual property (IP) cores that are fully integrated with Altera's software CAD tool, Quartus Prime. The External Memory Interfaces (EMIF) team is responsible for developing IPs for communication with state-of-the-art DDR and LPDDR devices. The ever-growing demand for faster and higher-density memories - especially in the data center and machine learning sectors - presents a challenging design problem that requires system-level knowledge of silicon, software, IP, and customer applications.

You will work with a team of engineers to develop and verify state-of-the-art External Memory IP cores for interfacing with DDR5 and LPDDR5 memories. You will be working on advanced FPGA architectures, design definition, implementation, and verification. Additionally, you will also be developing design examples and simulation models, accompanied by a rich set of technical documentation. In this role, you will work closely with multiple teams, including silicon design and validation, post-silicon validation, application engineering, and customer experience teams, to ensure seamless development, integration, and optimization of high-speed interface IP solutions.

Responsibilities

• Architecture and Design based on the latest protocol specifications for DDR and LPDDR devices
• RTL development
• Device support and CAD tool integration
• Verification (e.g. verification IP, methodologies, frameworks, bus functional models, regression tests)
• Hardware power-on and debug
• New product release and rollout support
• Customer technical support

Behavioral traits

• Strong skills in communication, initiative, innovation, and teamwork
• Highly motivated to learn and adapt to fast-changing technologies and environments
• Excellent problem-solving skills and attention to detail
• Demonstrate fundamental values such as accountability, integrity, and a winning mindset
• Collaborative mindset, strong influencing skills, and a willingness to work across geographical locations

Salary

Our compensation is designed to reflect the Canadian labour market. The actual salary offered may vary based on several factors, including the position's location, as well as the candidate's experience, skills, training, and job-specific knowledge. In addition to base salary, we offer performance-based incentive opportunities that reward both individual contributions and overall company success.

Estimated Salary Range: $90,000 - $100,000 CAD

We use artificial intelligence to screen, assess, or select applicants for the position. This posting is for an existing vacancy. Canadian work experience is not required for this role. Applicants must be eligible for any required Canada export authorizations.

Minimum Qualifications

• Currently pursuing a BS degree in Computer Engineering, Engineering Science, Electrical Engineering, Computer Science or related field
• 3+ months of experience in Digital logic hardware (e.g. SystemVerilog, Verilog and/or VHDL) design or verification
• 3+ months of experience in scripting languages and/or software programming (e.g. Python/TCL/Perl and/or C/C++)

Preferred Qualifications

• FPGA design experience
• Experience with RTL simulation, timing closure and static timing analysis
• Experience with DDR and/or LPDDR hardware interfaces

Job Type

Student / Intern (Fixed Term)

Shift

Shift 1 (Canada)

Primary Location

Toronto, Ontario, Canada

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious