Enable job alerts via email!

FPGA Design Engineer

Bluewaves Mobility Innovation Inc

Toronto

On-site

CAD 80,000 - 110,000

Full time

25 days ago

Job summary

A leading technology company in Canada is seeking an experienced FPGA engineer to contribute to the development of Open RAN radio systems. The ideal candidate will have strong FPGA design skills, collaborate with various teams across time zones, and possess excellent communication abilities. Engaging responsibilities include managing FPGA build flows and conducting lab testing in a dynamic environment.

Qualifications

  • 3+ years of experience in FPGA design and implementation.
  • Excellent verbal and written communication skills.
  • Collaborative mindset to work with teams across time zones.

Responsibilities

  • Run the FPGA build flow and generate FPGA images.
  • Manage FPGA release notes.
  • Create new IP designs in RTL for data processing.

Skills

FPGA design
Embedded Linux
Python
VHDL
SignalTap
Git

Education

B.Sc or B.Eng in Electrical Engineering or Computer Engineering

Tools

Vivado
Quartus
Questasim
Job description
Job Description

Job Description

Salary :

Job Location: North York or Ottawa at 505 March Road, Suite 100, Kanata ON K2K 3A4

We are seeking an experienced FPGA engineer to join our team and work on the development of Open RAN (ORAN) radio systems. The ideal candidate will have a strong background in FPGA design and implementation, as well as experience with ORAN technologies related to Radios.

Key Responsibilities
  • Running the FPGA build flow and generate FPGA images for software team
  • Manage FPGA release notes and release version tracking
  • Perform FPGA image lab testing with embedded linux environment
  • Create new IP designs in RTL for control and data processing of different products
  • Create test bench and test cases for new IP designs to ensure functional correctness
  • Create new test cases for existing IP designs to increase functional coverage
  • Create new test cases for new and existing IP design to help with lab debugging
  • Participate source code review using web based code review tools
  • Trouble shoot FPGA related issues in a system test environment
  • Engage with FPGA vendors for FPGA related issues
  • Participate in technical discussion in system level issues
  • Influence system architecture design decisions to improve product quality
Key Qualifications
  • 3+ years of experience in FPGA design and implementation
  • B.Sc or B.Eng in Electrical Engineering or Computer Engineering or related fields
  • Excellent verbal communication skills in scrum meetings and technical discussions.
  • Excellent writing skills in creating high-quality design and verification documents, lab test instructions & reports and process improvement documents.
  • Excellent collaboration mindset to work with software teams, system integration & verification teams, and customer support teams across time-zones.
Required Experience & Skill Sets
  • Experience in full FPGA compilation flow using Vivado / Quartus tools
  • Experience in Vivado IP Integrator / Quartus Platform Designer in FPGA system integration
  • Experience in Chipscope / SignalTap tools to implement hardware debug logics
  • Experience in Timing Analysis and FPGA resource optimization using Vivado / Quartus
  • Experience in Python, Tcl, Bash for script writing and basic file parsing
  • Experience in VHDL / Verilog / SystemVerilog to write RTL designs
  • Experience in SystemVerilog / Cocotb for verification
  • Experience in Questasim to run module level and subsystem level simulations
  • Experience in Embedded Linux environment for lab testing
  • Experience in AXI interface suites for communication between FPGA fabric and Processors
  • Experience in source code management tools such as Git
  • Experience in developing SoC FPGAs with embedded ARM processors
Preferred Experience & Skill Sets
  • Experience in C / C++ development in embedded Linux environment
  • Experience in embedded Linux boot flow and bring up on Altera / AMD SoC FPGAs
  • Experience in system RDL for RTL register generation
  • Experience in FPGA developments of Digital Signal Processing modules
  • Experience in FPGA developments of ORAN / eCPRI / 3GPP NR protocol implementations
  • Experience in UVM based RTL verification
  • Understanding of digital signal processing theory and digital communication theory
  • Understanding of ORAN / eCPRI specification and 3GPP LTE / NR specification
Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.