Enable job alerts via email!

ASIC Verification Engineer

Myticas Consulting

Ottawa

Hybrid

CAD 100,000 - 130,000

Full time

Today
Be an early applicant

Generate a tailored resume in minutes

Land an interview and earn more. Learn more

Job summary

A technology consulting firm is seeking an experienced ASIC Verification Engineer to develop and verify complex digital ASICs in Ottawa. The role involves leading verification infrastructure development, creating protocol generators in System Verilog, and executing test plans. Ideal candidates possess a Bachelor's degree in engineering, 8+ years in ASIC verification, and strong communication skills for effective collaboration in a distributed team.

Qualifications

  • 8+ years of experience in ASIC verification.
  • Proven experience in developing and implementing test plans.
  • Deep understanding of UVM methodology.

Responsibilities

  • Lead the development of verification infrastructure for ASIC designs.
  • Create System Verilog/UVM-based protocol and traffic generators/checkers.
  • Develop and execute test plans based on functional requirements.

Skills

ASIC verification
System Verilog
UVM methodology
Scripting languages (Python)
Communication skills

Education

Bachelor’s degree in computer science or electrical engineering
Master’s degree (preferred)

Tools

Formal verification tools
Job description

Our client is seeking a highly experienced ASIC Verification Engineer to help develop and verify complex digital ASICs in a collaborative, geographically diverse environment.

Key Responsibilities
  • Lead the development of verification infrastructure for advanced ASIC designs
  • Create System Verilog/UVM-based protocol and traffic generators/checkers
  • Develop and execute test plans based on functional and standards requirements
  • Define, develop, and run self-checking tests for complex digital ASICs
Required Qualifications
  • Bachelor’s degree in computer science or electrical engineering (master’s preferred)
  • 8+ years of experience in ASIC verification
  • Proven experience in developing and implementing test plans at block or sub-chip levels
  • Proficiency in System Verilog and scripting languages such as Python
  • Deep understanding of UVM methodology
  • Experience with assertions, functional coverage, code coverage, and formal verification tools
  • Strong communication skills and ability to work effectively in a distributed team
Preferred Skills
  • Knowledge of DSP and/or FEC technologies
Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.